Datasheet

www.ti.com
FEATURES
DESCRIPTION
136
-128-144-160
0.4
0.8
1.2
1.6
2.0
2.4
2.8
17015311910285685134170
0.4
0.8
1.2
1.6
2.0
2.4
2.8
3.2
T
A
= 25°C
Process = Nominal
I
OL
- Output Current - mA
V
CC
= 3.3 V
V
CC
= 2.5 V
V
CC
= 1.8 V
- Output Voltage - V
OL
V
T
A
= 25°C
Process = Nominal
I
OH
- Output Current - mA
V
CC
= 3.3 V
V
CC
= 2.5 V
V
CC
= 1.8 V
- Output Voltage - V
OH
V
-80-96-112 -32-48-64 0-16
SN74AVC16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
SCES176I DECEMBER 1998 REVISED JUNE 2005
Dynamic Drive Capability Is Equivalent to
Standard Outputs With I
OH
and I
OL
of ± 24 mA
Member of the Texas Instruments Widebus™
at 2.5-V V
CCFamily
Overvoltage-Tolerant Inputs/Outputs Allow
EPIC™ (Enhanced-Performance Implanted
Mixed-Voltage-Mode Data Communications
CMOS) Submicron Process
I
off
Supports Partial-Power-Down Mode
DOC™ (Dynamic Output Control) Circuit
Operation
Dynamically Changes Output Impedance,
Resulting in Noise Reduction Without Speed Latch-Up Performance Exceeds 100 mA Per
Degradation JESD 78, Class II
Less Than 2-ns Maximum Propagation Delay Package Options Include Plastic Thin Shrink
at 2.5-V and 3.3-V V
CC
Small-Outline (DGG) and Thin Very
Small-Outline (DGV) Packages
A Dynamic Output Control (DOC™) circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows
typical V
OL
vs I
OL
and V
OH
vs I
OH
curves to illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a
high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family
Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC ) Circuitry
Technology and Applications, literature number SCEA009.
Figure 1. Output Voltage vs Output Current
This 20-bit noninverting buffer/driver is operational at 1.2-V to 3.6-V V
CC
, but is designed specifically for 1.65-V to
3.6-V V
CC
operation.
The SN74AVC16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit
buffer section, the two output-enable (1 OE1 and 1 OE2 or 2 OE1 and 2 OE2) inputs must both be low for the
corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section
are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The SN74AVC16827 is characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus, EPIC, DOC are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 1998–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

Summary of content (15 pages)