Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Switch FET bus switch Single supply TSSOP 24

SN74CBTD3861

10-BIT FET BUS SWITCH

WITH LEVEL SHIFTING

SCDS084G – JULY 1998 – REVISED JULY 2002

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-Ω Switch Connection Between Two Ports

TTL-Compatible Input Levels

Designed to Be Used in Level-Shifting

Applications

description/ordering information

The SN74CBTD3861 provides ten bits of

high-speed TTL-compatible bus switching. The

low on-state resistance of the switch allows

connections to be made with minimal propagation

delay. A diode to V

is integrated on the die to

allow for level shifting from 5-V signals at the

device inputs to 3.3-V signals at the device

outputs.

The device is organized as one 10-bit switch with

a single output-enable (OE

) input. When OE is

low, the switch is on, and port A is connected to

port B. When OE

is high, the switch is open, and

the high-impedance state exists between the two

ports.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SOIC DW

Tube SN74CBTD3861DW

CBTD3861

SOIC

–

Tape and reel SN74CBTD3861DWR

CBTD3861

40°Cto85°C

SSOP – DB Tape and reel SN74CBTD3861DBR CC861

–

40°C

85°C

SSOP (QSOP) – DBQ Tape and reel SN74CBTD3861DBQR CBTD3861

TSSOP – PW Tape and reel SN74CBTD3861PWR CC861

TVSOP – DGV Tape and reel SN74CBTD3861DGVR CC861

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

FUNCTION TABLE

INPUT

FUNCTION

L A port = B port

H Disconnect

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

DB, DBQ, DGV, DW, OR PW PACKAGE

(TOP VIEW)

A10

GND

B10

NC – No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (17 pages)

PAGE 1
SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084G – JULY 1998 – REVISED JULY 2002 D D D DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW) 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Designed to Be Used in Level-Shifting Applications NC A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 GND description/ordering information The SN74CBTD3861 provides ten bits of high-speed TTL-compatible bus switching.
PAGE 2
SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084G – JULY 1998 – REVISED JULY 2002 logic diagram (positive logic) 2 22 A1 B1 11 13 A10 OE B10 23 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 3
SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084G – JULY 1998 – REVISED JULY 2002 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VIK VOH VCC = 4.5 V, See Figure 2 II = –18 mA II ICC VCC = 5.5 V, VCC = 5.5 V, VI = 5.5 V or GND IO = 0, VCC = 5.5 V, VI = 3 V or 0 One input at 3.4 V, VO = 3 V or 0, OE = VCC ∆ICC‡ Ci Control inputs Control inputs Cio(OFF) ron§ VCC = 4.
PAGE 4
SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084G – JULY 1998 – REVISED JULY 2002 PARAMETER MEASUREMENT INFORMATION 7V 500 Ω From Output Under Test S1 Open GND CL = 50 pF (see Note A) 500 Ω TEST S1 tpd tPLZ/tPZL tPHZ/tPZH Open 7V Open 3V Output Control LOAD CIRCUIT 1.5 V 1.5 V 0V tPLZ tPZL 3V Input 1.5 V 1.5 V 0V tPLH 1.5 V 3.5 V 1.5 V 1.5 V VOL Output Waveform 2 S1 at Open (see Note B) VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VOL + 0.
PAGE 5
SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084G – JULY 1998 – REVISED JULY 2002 TYPICAL CHARACTERISTICS OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE 4 4 TA = 25°C 100 µA 3.75 3.5 6 mA 12 mA 3.5 100 µA 3.25 6 mA 12 mA 3 24 mA 3.25 VOH – Output Voltage High – V 3.75 24 mA 3 2.75 2.5 2.25 2 1.75 1.5 4.5 2.75 2.5 2.25 2 1.75 4.75 5 5.25 5.5 1.5 4.5 5.75 4.75 VCC – Supply Voltage – V 5 5.25 5.5 5.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74CBTD3861DBQR Package Package Pins Type Drawing SSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DBQ 24 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74CBTD3861DBR SSOP DB 24 2000 330.0 16.4 8.2 8.8 2.5 12.0 16.0 Q1 SN74CBTD3861DGVR TVSOP DGV 24 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.
PAGE 9
PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74CBTD3861DBQR SSOP DBQ 24 2500 367.0 367.0 38.0 SN74CBTD3861DBR SSOP DB 24 2000 367.0 367.0 38.0 SN74CBTD3861DGVR TVSOP DGV 24 2000 367.0 367.0 35.0 SN74CBTD3861DWR SOIC DW 24 2000 367.0 367.0 45.0 SN74CBTD3861PWR TSSOP PW 24 2000 367.0 367.0 38.
PAGE 10
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 11
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.