Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Master rest Non-inverting DIP 16

SN74F174A

HEX D-TYPE FLIP-FLOP

WITH CLEAR

SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993

2–1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

• Contains Six Flip-Flops With Single-Rail

Outputs

• Buffered Clock and Direct Clear Inputs

• Applications Include:

Buffer/Storage Registers

Shift Registers

Pattern Generators

• Fully Buffered Outputs for Maximum

Isolation From External Disturbances

• Package Options Include Plastic

Small-Outline Packages and Standard

Plastic 300-mil DIPs

description

This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a

direct clear (CLR

) input. Information at the data (D) inputs meeting the setup time requirements is transferred

to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level

and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either

the high or low level, the D-input signal has no effect at the output.

The SN74F174A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

(each flip-flop)

INPUTS

OUTPUT

CLR CLK D

H L X Q

H ↑ HH

H↑LL

LXXL

logic symbol

†

CLK

CLR

†

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

CLR

GND

CLK

D OR N PACKAGE

(TOP VIEW)

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Summary of content (11 pages)

PAGE 1
SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993 • • • • • D OR N PACKAGE (TOP VIEW) Contains Six Flip-Flops With Single-Rail Outputs Buffered Clock and Direct Clear Inputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Fully Buffered Outputs for Maximum Isolation From External Disturbances Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs CLR 1Q 1D 2D 2Q 3D 3Q GND 1 16 2 15 3 14
PAGE 2
SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993 logic diagram (positive logic) CLK CLR 1D 9 1 3 1D C1 R 2 1Q Four Identical Channels Not Shown 6D 14 1D C1 R 15 6Q absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Input voltage range, VI (see Note 1) . .
PAGE 3
SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VIK VOH VOL II IIH IIL IOS‡ ICCH MIN VCC = 4.5 V, VCC = 4.5 V, II = – 18 mA IOH = – 1 mA VCC = 4.75 V, VCC = 4.5 V, IOH = – 1 mA IOL = 20 mA VCC = 5.5 V, VCC = 5.5 V, TYP† 2.5 MAX UNIT – 1.2 V 3.4 V 2.7 0.3 0.5 V VI = 7 V VI = 2.7 V 0.1 mA 20 µA VCC = 5.
PAGE 4
PACKAGE OPTION ADDENDUM www.ti.
PAGE 5
PACKAGE OPTION ADDENDUM www.ti.com 20-Aug-2011 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 6
PACKAGE MATERIALS INFORMATION www.ti.com 29-Jul-2011 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74F174ADR Package Package Pins Type Drawing SOIC D 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 16.4 Pack Materials-Page 1 6.5 B0 (mm) K0 (mm) P1 (mm) 10.3 2.1 8.0 W Pin1 (mm) Quadrant 16.
PAGE 7
PACKAGE MATERIALS INFORMATION www.ti.com 29-Jul-2011 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74F174ADR SOIC D 16 2500 333.2 345.9 28.
PAGE 8
PAGE 9
PAGE 10
PAGE 11
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.