Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Gate and inverter NAND gate 74F PDIP 14







SDFS013A − MARCH 1987 − REVISED OCTOBER 1993

2−1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

• Package Options Include Plastic

Small-Outline Packages, Ceramic Chip

Carriers, and Standard Plastic and Ceramic

300-mil DIPs

description

These devices contain four independent 2-input

NAND buffer gates with open-collector outputs.

They perform the Boolean functions Y = A

• B or

Y = A

+ B in positive logic.

The open-collector outputs require pullup

resistors to perform correctly. They may be

connected to other open-collector outputs to

implement active-low wired-OR or active-high

wired-AND functions. Open-collector devices are

often used to generate higher V

levels.

The SN54F38 is characterized for operation over

the full military temperature range of −55°C to

125°C. The SN74F38 is characterized for

operation from 0°C to 70°C.

FUNCTION TABLE

(each gate)

INPUTS

OUTPUT

A B

OUTPUT

H H L

L XH

X L H

logic symbol

†

logic diagram (positive logic)

†

This symbol is in accordance with ANSI/IEEE Std 91-1984 and

IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

SN54F38 ...J PACKAGE

SN74F38 ...D OR N PACKAGE

(TOP VIEW)

GND

SN54F38 . . . FK PACKAGE

(TOP VIEW)

3212019

910111213

GND

NC − No internal connection

  !"#$%! & '("")% $& ! *(+,'$%! -$%).

"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&

&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)

%)&%3 ! $,, *$"$#)%)"&.

Summary of content (5 pages)

PAGE 1
SDFS013A − MARCH 1987 − REVISED OCTOBER 1993 • SN54F38 . . . J PACKAGE SN74F38 . . . D OR N PACKAGE (TOP VIEW) Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs 1A 1B 1Y 2A 2B 2Y GND description These devices contain four independent 2-input NAND buffer gates with open-collector outputs.
PAGE 2
SDFS013A − MARCH 1987 − REVISED OCTOBER 1993 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 3
SDFS013A − MARCH 1987 − REVISED OCTOBER 1993 switching characteristics (see Note 2) PARAMETER FROM (INPUT) VCC = 5 V, CL = 50 pF, RL = 500 Ω, TA = 25°C TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX† ′F38 tPLH tPHL A or B Y SN54F38 UNIT SN74F38 MIN TYP MAX MIN MAX MIN MAX 6.7 9.6 12.5 6.2 14 6.7 13 1 2.6 5 1 6.5 1 5.
PAGE 4
SDFS013A − MARCH 1987 − REVISED OCTOBER 1993 2−4 • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 •
PAGE 5
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.