Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Preset/reset Differential SOIC 16

 

 



    

SCLS470A − MARCH 2003 − REVISED OCTOBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D Low Input Current of 1 µA Max

D High-Current Outputs Drive Up To

10 LSTTL Loads

D Low Power Consumption, 40-µA Max I

D Typical t

= 12 ns

D ±4-mA Output Drive at 5 V

SN54HC109 ...J OR W PACKAGE

SN74HC109 . . . D, N, OR NS PACKAGE

(TOP VIEW)

1CLR

1CLK

1PRE

GND

2CLR

2CLK

2PRE

SN54HC109 . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

3212019

910111213

2CLK

2PRE

1CLK

1PRE

1CLR

2CLR

GND

description/ordering information

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE)

or clear (CLR

) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR

are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs

on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not related

directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K

inputs can be

changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by

grounding K

and tying J high. They also can perform as D-type flip-flops if J and K are tied together.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 25 SN74HC109N SN74HC109N

Tube of 40 SN74HC109D

−40°C to 85°C SOIC − D

Reel of 2500 SN74HC109DR

HC109

−40 C to 85 C

SOIC − D

Reel of 250 SN74HC109DT

HC109

SOP − NS Reel of 2000 SN74HC109NSR HC109

CDIP − J Tube of 25 SNJ54HC109J SNJ54HC109J

−55°C to 125°C

CFP − W Tube of 150 SNJ54HC109W SNJ54HC109W

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC109FK SNJ54HC109FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  !"#$%! & '("")% $& ! *(+,'$%! -$%).

"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&

&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)

%)&%3 ! $,, *$"$#)%)"&.

 *"!-('%& '!#*,$% %! 4565 $,, *$"$#)%)"& $") %)&%)-

(,)&& !%/)"1&) !%)-.  $,, !%/)" *"!-('%& *"!-('%!

*"!')&&3 -!)& !% )')&&$",2 ',(-) %)&%3 ! $,, *$"$#)%)"&.

Summary of content (19 pages)

PAGE 1
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 D Wide Operating Voltage Range of 2 V to 6 V D Low Input Current of 1 µA Max D High-Current Outputs Drive Up To D Low Power Consumption, 40-µA Max ICC D Typical tpd = 12 ns D ±4-mA Output Drive at 5 V 10 LSTTL Loads 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC 2CLR 2J 2K 2CLK 2PRE 2Q 2Q 1K 1CLK NC 1PRE 1Q 3 2CLR 1 4 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11
PAGE 2
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 FUNCTION TABLE OUTPUTS INPUTS PRE CLR CLK J K Q L H X X X H Q L H L X X X H H† H L L X X X L H† H H ↑ L L L H H ↑ H L H H ↑ L H Q0 Q0 H H ↑ H H H L Toggle H H L X X Q0 Q0 † This configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.
PAGE 3
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = −20 µA VOH IOL = 20 µA VI = VCC or 0 VI = VCC or 0, TA = 25°C TYP MAX MIN MAX SN74HC109 MIN 2V 1.9 1.998 1.9 1.9 4.4 4.499 4.4 4.4 6V 5.9 5.999 5.9 5.9 4.5 V 3.98 4.3 3.7 3.84 6V 5.48 5.8 5.2 MAX UNIT V 5.
PAGE 5
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax PRE or CLR Q or Q tpd CLK tt Q or Q Q or Q VCC MIN TA = 25°C TYP MAX SN54HC109 MIN MAX SN74HC109 MIN 2V 6 10 4.2 5 4.
PAGE 6
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003 PARAMETER MEASUREMENT INFORMATION VCC PARAMETER Test Point From Output Under Test tPZH S1 ten RL CL (see Note A) 1 kΩ tPZL tPHZ tdis S2 RL tPLZ tpd or tt 1 kΩ −− LOAD CIRCUIT CL S1 S2 50 pF or 150 pF Open Closed Closed Open Open Closed Closed Open Open Open 50 pF 50 pF or 150 pF VCC Input 50% 50% 0V tPLH In-Phase Output 50% 10% tPHL 90% VOH 50% 1
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC109DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SN74HC109NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC109DR SN74HC109NSR SOIC D 16 2500 333.2 345.9 28.6 SO NS 16 2000 367.0 367.0 38.
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.