Datasheet

 
   
   
SCLS099F − DECEMBER 1982 − REVISED SEPTEMBER 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D Wide Operating Voltage Range of 2 V to 6 V
D Outputs Can Drive Up To 10 LSTTL Loads
D Low Power Consumption, 40-µA Max I
CC
D Typical t
pd
= 13 ns
D ±4-mA Output Drive at 5 V
D Low Input Current of 1 µA Max
description/ordering information
The ’HC112 devices contain two independent J-K
negative-edge-triggered flip-flops. A low level at
the preset (PRE
) or clear (CLR) inputs sets or
resets the outputs, regardless of the levels of the
other inputs. When PRE
and CLR are inactive
(high), data at the J and K inputs meeting the
setup time requirements are transferred to the
outputs on the negative-going edge of the clock
(CLK) pulse. Clock triggering occurs at a voltage
level and is not directly related to the fall time of the
CLK pulse. Following the hold-time interval, data
at the J and K inputs may be changed without
affecting the levels at the outputs. These versatile
flip-flops perform as toggle flip-flops by tying J and
K high.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − N Tube of 25 SN74HC112N SN74HC112N
−40°C to 85°C
Tube of 40 SN74HC112D
−40°C to 85°C
SOIC − D
Reel of 2500 SN74HC112DR
HC112
SOIC − D
Reel of 250 SN74HC112DT
HC112
CDIP − J Tube of 25 SNJ54HC112J SNJ54HC112J
−55°C to 125°C
CFP − W Tube of 150 SNJ54HC112W SNJ54HC112W
−55 C to 125 C
LCCC − FK Tube of 55 SNJ54HC112FK SNJ54HC112FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
f
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
3212019
910111213
4
5
6
7
8
18
17
16
15
14
2CLR
2CLK
NC
2K
2J
1J
1PRE
NC
1Q
1Q
1K
1CLK
NC
2Q V
1CLR
2Q
GND
NC
SN54HC112 . . . FK PACKAGE
(TOP VIEW)
CC
NC − No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1CLK
1K
1J
1PRE
1Q
1Q
2Q
GND
V
CC
1CLR
2CLR
2CLK
2K
2J
2PRE
2Q
SN54HC112 ...J OR W PACKAGE
SN74HC112 ...D OR N PACKAGE
(TOP VIEW)
2PRE
Copyright 2003, Texas Instruments Incorporated
  !"#$ % &'!!($ #%  )'*+&#$ ,#$(-
!,'&$% &!" $ %)(&&#$% )(! $.( $(!"%  (/#% %$!'"($%
%$#,#!, 0#!!#$1- !,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',(
$(%$2  #++ )#!#"($(!%-
 )!,'&$% &")+#$ $ 3454 #++ )#!#"($(!% #!( $(%$(,
'+(%% $.(!0%( $(,-  #++ $.(! )!,'&$% )!,'&$
)!&(%%2 ,(% $ (&(%%#!+1 &+',( $(%$2  #++ )#!#"($(!%-

Summary of content (18 pages)