Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Shift register Shift register Differential SOIC 16 N



   

SCLS518A − AUGUST 2003 − REVISED APRIL 2008

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Qualified for Automotive Applications

D ESD Protection Exceeds 1500 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

D Wide Operating Voltage Range of 2 V to 6 V

D Outputs Can Drive Up To 10 LSTTL Loads

D Low Power Consumption, 80-µA Max I

D Typical t

= 13 ns

D ±4-mA Output Drive at 5 V

D Low Input Current of 1 µA Max

D Complementary Outputs

D Direct Overriding Load (Data) Inputs

D Gated Clock Inputs

D Parallel-to-Serial Data Conversion

description/ordering information

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial (Q

)

output. Parallel-in access to each stage is provided by eight individual direct data (A−H) inputs that are enabled

by a low level at the shift/load (SH/LD

) input. The SN74HC165 also features a clock-inhibit (CLK INH) function

and a complementary serial (Q

) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD

is held high and CLK

INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high

transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK

is high. Parallel loading is inhibited when SH/LD

is held high. While SH/LD is low, the parallel inputs to the

ORDERING INFORMATION

{

PACKAGE

‡

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

−40°C to 125°C

SOIC − D Tape and reel SN74HC165QDRQ1 HC165Q1

−40°C to 125°C

TSSOP − PW Tape and reel SN74HC165QPWRQ1 HC165Q1

†

For the most current package and ordering information, see the Package Option Addendum at the end of this

document, or see the TI web site at http://www.ti.com.

‡

Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D OR PW PACKAGE

(TOP VIEW)

SH/LD

CLK

GND

CLK INH

SER

  !" # $%&" !#  '%()$!" *!"&+

*%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"#

#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&

"&#"0  !)) '!!&"&#+

Summary of content (17 pages)

PAGE 1
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 D Qualified for Automotive Applications D ESD Protection Exceeds 1500 V Per D D D D D D D D D D D OR PW PACKAGE (TOP VIEW) MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd = 13 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µA Max Complementary Outputs Di
PAGE 2
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 FUNCTION TABLE INPUTS FUNCTION SH/LD CLK CLK INH L X X H H X No change H X H H L ↑ No change Shift† H ↑ L Shift† Parallel load † Shift = content of each internal register shifts toward serial output QH. Data at SER is shifted into the first register.
PAGE 3
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 typical shift, load, and inhibit sequence CLK CLK INH SER L SH/LD Data Inputs A H B L C H D L E H F L G H H H QH H H L H L H L H QH L L H L H L H L Inhibit Serial Shift Load POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3
PAGE 4
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 5
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = −20 µA VOH VI = VIH or VIL IOH = −4 mA IOH = −5.2 mA IOL = 20 µA VOL VI = VIH or VIL IOL = 4 mA IOL = 5.2 mA II ICC VI = VCC or 0 VI = VCC or 0, IO = 0 Ci VCC MIN MIN 2V 1.9 1.998 1.9 4.5 V 4.4 4.499 4.4 6V 5.9 5.999 5.9 4.5 V 3.98 4.3 3.7 6V 5.48 5.
PAGE 6
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 timing requirements over recommended operating free-air temperature range (unless otherwise noted) VCC fclock Clock frequency SH/LD low tw Pulse duration CLK high or low SH/LD high before CLK↑ SER before CLK↑ tsu Setup time CLK INH low before CLK↑ CLK INH high before CLK↑ Data before SH/LD↓ SER data after CLK↑ th Hold time PAR data after SH/LD↓ 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TA = 25°C MIN
PAGE 7
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax SH/LD tpd QH or QH CLK QH or QH H QH or QH tt Any VCC MIN TA = 25°C TYP MAX MIN 2V 6 13 4.2 4.5 V 31 50 21 6V 36 62 25 MAX UNIT MHz 2V 80 150 225 4.5 V 20 30 45 6V 16 26 38 2V 75 150 225 4.
PAGE 8
SCLS518A − AUGUST 2003 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION From Output Under Test VCC High-Level Pulse Test Point 50% 50% 0V tw CL = 50 pF (see Note A) VCC Low-Level Pulse 50% 50% 0V LOAD CIRCUIT VOLTAGE WAVEFORMS PULSE DURATIONS Input VCC 50% 50% 0V tPLH Reference Input VCC 50% In-Phase Output 0V tsu Data Input 50% 10% 90% tr tPHL VCC 50% 10% 0 V 90% 90% tr th 90% 50% 10% tPHL Out-of-Phase Output 90% VOLTAGE WA
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SN74HC165QPWRG4Q1 TSSOP SN74HC165QPWRQ1 TSSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC165QPWRG4Q1 TSSOP PW 16 2000 367.0 367.0 35.0 SN74HC165QPWRQ1 TSSOP PW 16 2000 367.0 367.0 35.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.