Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Buffer, driver TSSOP 20

 

    

  

SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D High-Current Outputs Drive Up To 15

LSTTL Loads

D Low Power Consumption, 80-µA Max I

D Typical t

= 9 ns

D ±6-mA Output Drive at 5 V

D Low Input Current of 1 µA Max

D 3-State Outputs Drive Bus Lines or Buffer

Memory Address Registers

1OE

1A1

2Y4

1A2

2Y3

1A3

2Y2

1A4

2Y1

GND

2OE

1Y1

2A4

1Y2

2A3

1Y3

2A2

1Y4

2A1

SN54HC240 ...J OR W PACKAGE

SN74HC240 . . . DB, DW, N, NS, OR PW PACKAGE

(TOP VIEW)

3212019

910111213

1Y1

2A4

1Y2

2A3

1Y3

1A2

2Y3

1A3

2Y2

1A4

SN54HC240...FK PACKAGE

(TOP VIEW)

2Y4

1A1

1OE

1Y4

2A2 2OE

2Y1

GND

2A1

description/ordering information

These octal buffers and line drivers are designed specifically to improve both the performance and density of

3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240

devices are organized as two 4-bit buffers/drivers with separate output-enable (OE

) inputs. When OE is low,

the device passes inverted data from the A inputs to the Y outputs. When OE

is high, the outputs are in the

high-impedance state.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 20 SN74HC240N SN74HC240N

SOIC − DW

Tube of 25 SN74HC240DW

HC240

SOIC − DW

Reel of 2000 SN74HC240DWR

HC240

−40°C to 85°C

SOP − NS Reel of 2000 SN74HC240NSR HC240

−40°C to 85°C

SSOP − DB Reel of 2000 SN74HC240DBR HC240

Tube of 70 SN74HC240PW

TSSOP − PW

Reel of 2000 SN74HC240PWR

HC240

TSSOP − PW

Reel of 250 SN74HC240PWT

HC240

CDIP − J Tube of 20 SNJ54HC240J SNJ54HC240J

−55°C to 125°C

CFP − W Tube of 85 SNJ54HC240W SNJ54HC240W

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC240FK SNJ54HC240FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  !"# $ %&'# "$  (&)*%"# +"#',

+&%#$ %! # $('%%"#$ (' #-' #'!$  '."$ $#&!'#$

$#"+"+ /""#0, +&%# (%'$$1 +'$ # '%'$$"*0 %*&+'

#'$#1  "** (""!'#'$,

 (+&%#$ %!(*"# # 23 "** (""!'#'$ "' #'$#'+

&*'$$ #-'/$' #'+,  "** #-' (+&%#$ (+&%#

(%'$$1 +'$ # '%'$$"*0 %*&+' #'$#1  "** (""!'#'$,

Summary of content (22 pages)

PAGE 1
SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003 LSTTL Loads D Low Power Consumption, 80-µA Max ICC D Typical tpd = 9 ns D ±6-mA Output Drive at 5 V D Low Input Current of 1 µA Max D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers SN54HC240 . . . J OR W PACKAGE SN74HC240 . . .
PAGE 2
SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003 FUNCTION TABLE (each buffer/driver) INPUTS OE A OUTPUT Y L H L L L H H X Z logic diagram (positive logic) 1OE 1A1 1A2 1A3 1A4 1 2OE 2 4 18 16 6 14 8 12 1Y1 2A1 1Y2 2A2 1Y3 2A3 1Y4 2A4 19 11 9 13 7 15 5 17 3 2Y1 2Y2 2Y3 2Y4 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . .
PAGE 3
SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003 recommended operating conditions (see Note 3) SN54HC240 VCC VIH Supply voltage VCC = 2 V VCC = 4.5 V High-level input voltage VCC = 6 V VCC = 2 V VIL VI VO ∆t/∆v MIN NOM MAX 2 5 6 Input voltage MAX 2 5 6 3.15 3.15 4.2 4.2 0 VCC = 6 V UNIT V V 0.5 0.5 1.35 1.35 1.8 1.8 VCC VCC VCC = 2 V VCC = 4.5 V Input transition rise/fall time NOM 1.
PAGE 4
SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) TA = 25°C TYP MAX SN54HC240 SN74HC240 PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V 50 100 150 125 tpd A Y 4.5 V 10 20 30 25 6V 9 17 25 21 ten OE tdis OE tt Y Y Y MIN MIN MAX MIN MAX 2V 75 150 225 190 4.
PAGE 5
SCLS128D − DECEMBER 1982 − REVISED AUGUST 2003 PARAMETER MEASUREMENT INFORMATION VCC PARAMETER Test Point From Output Under Test S1 ten RL CL (see Note A) RL tPZH tPZL tPHZ tdis S2 tPLZ 1 kΩ 1 kΩ −− tpd or tt LOAD CIRCUIT CL S1 S2 50 pF or 150 pF Open Closed Closed Open Open Closed Closed Open Open Open 50 pF 50 pF or 150 pF VCC Input 50% 50% 0V tPLH In-Phase Output 50% 10% tPHL 90% VOH 50% 10% V OL tf 9
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC240DBR SSOP DB 20 2000 330.0 16.4 8.2 7.5 2.5 12.0 16.0 Q1 SN74HC240DWR SOIC DW 20 2000 330.0 24.4 10.8 13.0 2.7 12.0 24.0 Q1 SN74HC240NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC240DBR SN74HC240DWR SSOP DB 20 2000 367.0 367.0 38.0 SOIC DW 20 2000 367.0 367.0 45.0 SN74HC240NSR SO NS 20 2000 367.0 367.0 45.0 SN74HC240PWR TSSOP PW 20 2000 367.0 367.0 38.0 SN74HC240PWT TSSOP PW 20 250 367.0 367.0 38.
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.