Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Standard Three-state, Non-inverting TSSOP 20

 

   

  

SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D High-Current 3-State True Outputs Can

Drive Up To 15 LSTTL Loads

D Eight D-Type Flip-Flops in a Single Package

D Full Parallel Access for Loading

D Low Power Consumption, 80-µA Max I

D Typical t

= 14 ns

D ±6-mA Output Drive at 5 V

D Low Input Current of 1 µA Max

3212019

910111213

GND

CLK

SN54HC374 ...FK PACKAGE

(TOP VIEW)

SN54HC374 ...J OR W PACKAGE

SN74HC374 . . . DB, DW, N, NS, OR PW PACKAGE

(TOP VIEW)

GND

CLK

description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively

low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional

bus drivers, and working registers.

The eight flip-flops of the ’HC374 devices are edge-triggered D-type flip-flops. On the positive transition of the

clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable (OE

) input places the eight outputs in either a normal logic state (high or low logic levels) or

the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines

significantly. The high-impedance state and increased drive provide the capability to drive bus lines without

interface or pullup components.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 20 SN74HC374N SN74HC374N

SOIC − DW

Tube of 25 SN74HC374DW

HC374

SOIC − DW

Reel of 2000 SN74HC374DWR

HC374

−40°C to 85°C

SOP − NS Reel of 2000 SN74HC374NSR HC374

−40 C to 85 C

SSOP − DB Reel of 2000 SN74HC374DBR HC374

TSSOP − PW

Tube of 2000 SN74HC374PWR

HC374

TSSOP − PW

Reel of 250 SN74HC374PWT

HC374

CDIP − J Tube of 20 SNJ54HC374J SNJ54HC374J

−55°C to 125°C

CFP − W Tube of 85 SNJ54HC374W SNJ54HC374W

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC374FK SNJ54HC374FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  ! " #$%! "  &$'(#! )!%*

)$#!" # ! "&%##!" &% !+% !%"  %," "!$%!"

"!)) -!.* )$#! &#%""/ )%" ! %#%""(. #($)%

!%"!/  (( &%!%"*

 &)$#!" #&(! ! 01 (( &%!%" % !%"!%)

$(%"" !+%-"% !%)*  (( !+% &)$#!" &)$#!

&#%""/ )%" ! %#%""(. #($)% !%"!/  (( &%!%"*

Summary of content (23 pages)

PAGE 1
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 D Wide Operating Voltage Range of 2 V to 6 V D High-Current 3-State True Outputs Can D D D D Drive Up To 15 LSTTL Loads D Eight D-Type Flip-Flops in a Single Package D Full Parallel Access for Loading Low Power Consumption, 80-µA Max ICC Typical tpd = 14 ns ±6-mA Output Drive at 5 V Low Input Current of 1 µA Max SN54HC374 . . .
PAGE 2
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 description/ordering information (continued) OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
PAGE 3
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 recommended operating conditions (see Note 3) SN54HC374 VCC VIH Supply voltage VCC = 2 V VCC = 4.5 V High-level input voltage VCC = 6 V VCC = 2 V VIL VI VO ∆t/∆v MIN NOM MAX 2 5 6 Input voltage MAX 2 5 6 3.15 3.15 4.2 4.2 0 VCC = 6 V UNIT V V 0.5 0.5 1.35 1.35 1.8 1.8 VCC VCC VCC = 2 V VCC = 4.5 V Input transition rise/fall time NOM 1.
PAGE 4
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 timing requirements over recommended operating free-air temperature range (unless otherwise noted) VCC fclock Clock frequency tw Pulse duration, CLK high or low tsu Setup time, data before CLK↑ th Hold time, data after CLK CLK↑ TA = 25°C MIN MAX SN54HC374 MIN MAX SN74HC374 MIN MAX 2V 6 4 5 4.5 V 30 20 24 6V 35 24 28 2V 80 120 100 4.
PAGE 5
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 switching characteristics over recommended operating free-air temperature range, CL = 150 pF (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax tpd ten tt CLK OE Any Q Any Q Any Q VCC MIN TA = 25°C TYP MAX SN54HC374 MIN MAX SN74HC374 MIN 2V 6 12 5 4.5 V 30 60 24 6V 35 70 28 MAX UNIT MHz 2V 80 230 345 290 4.
PAGE 6
SCLS141E − DECEMBER 1982 − REVISED AUGUST 2003 PARAMETER MEASUREMENT INFORMATION VCC From Output Under Test CL (see Note A) PARAMETER tPZH S1 Test Point RL ten RL tdis S2 tPZL tPHZ tPLZ 1 kΩ 1 kΩ Reference Input VCC 50% Data Input VCC 50% 10% 50% VCC 0V In-Phase Output 50% 10% tPHL 90% 90% tr tPHL Out-ofPhase Output 90% tf Open Closed Closed Open Open Open VCC th 90% 90% VCC 50% 10% 0 V tf 50% 10
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 1-Jul-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC374DBR SSOP DB 20 2000 330.0 16.4 8.2 7.5 2.5 12.0 16.0 Q1 SN74HC374DWR SOIC DW 20 2000 330.0 24.4 10.8 13.3 2.7 12.0 24.0 Q1 SN74HC374NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 1-Jul-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC374DBR SN74HC374DWR SSOP DB 20 2000 367.0 367.0 38.0 SOIC DW 20 2000 367.0 367.0 45.0 SN74HC374NSR SO NS 20 2000 367.0 367.0 45.0 SN74HC374PWR TSSOP PW 20 2000 367.0 367.0 38.0 SN74HC374PWT TSSOP PW 20 250 367.0 367.0 38.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.