Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Counter Binary counter 74HC Negative slope 36 MHz TSSOP 14

 

   

SCLS143D − DECEMBER 1982 − REVISED JULY 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D Outputs Can Drive Up To 10 LSTTL Loads

D Low Power Consumption, 80-µA Max I

D Typical t

= 13 ns

D ±4-mA Output Drive at 5 V

D Low Input Current of 1 µA Max

D Dual 4-Bit Binary Counters With Individual

Clocks

D Direct Clear for Each 4-Bit Counter

D Can Significantly Improve System

Densities by Reducing Counter Package

Count by 50 Percent

description/ordering information

The ’HC393 devices contain eight flip-flops and

additional gating to implement two individual 4-bit

counters in a single package. These devices

comprise two independent 4-bit binary counters,

each having a clear (CLR) and a clock (CLK)

input. N-bit binary counters can be implemented

with each package, providing the capability of

divide by 256. The ’HC393 devices have parallel

outputs from each counter stage so that any

submultiple of the input count frequency is

available for system timing signals.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 25 SN74HC393N SN74HC393N

Tube of 50 SN74HC393D

SOIC − D

Reel of 2500 SN74HC393DR

HC393

SOIC − D

Reel of 250 SN74HC393DT

HC393

−40°C to 85°C

SOP − NS Reel of 2000 SN74HC393NSR HC393

−40 C to 85 C

SSOP − DB Reel of 2000 SN74HC393DBR HC393

Tube of 90 SN74HC393PW

TSSOP − PW

Reel of 2000 SN74HC393PWR

HC393

TSSOP − PW

Reel of 250 SN74HC393PWT

HC393

CDIP − J Tube of 25 SNJ54HC393J SNJ54HC393J

−55°C to 125°C

CFP − W Tube of 150 SNJ54HC393W SNJ54HC393W

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC393FK SNJ54HC393FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

3212019

910111213

2CLR

1CLR

1CLK

2CLK

GND

SN54HC393 . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

SN54HC393 ...J OR W PACKAGE

SN74HC393 . . . D, DB, N, NS, OR PW PACKAGE

(TOP VIEW)

1CLK

1CLR

GND

2CLK

2CLR

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

   ! "#$ !  %#&'" ($)

(#"! "  !%$""! %$ *$ $!  $+! !#$!

!(( ,-) (#" %"$!!. ($!  $"$!!'- "'#($

$!.  '' %$$!)

 %(#"! "%'  /01 '' %$$! $ $!$(

#'$!! *$,!$ $()  '' *$ %(#"! %(#"

%"$!!. ($!  $"$!!'- "'#($ $!.  '' %$$!)

Summary of content (23 pages)

PAGE 1
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 D D Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd = 13 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µA Max Dual 4-Bit Binary Counters With Individual Clocks Direct Clear for Each 4-Bit Counter Can Significantly Improve System Densities by Reducing Counter Package Count by 50 Percent SN54HC393 . . . J OR W PACKAGE SN74HC393 . .
PAGE 2
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 FUNCTION TABLE COUNT SEQUENCE (each counter) OUTPUTS COUNT QD QC QB QA 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 L H L H 6 L H H L 7 L H H H 8 H L L L H 9 H L L 10 H L H L 11 H L H H 12 H H L L 13 H H L H 14 H H H L 15 H H H H logic diagram, each counter (positive logic) R CLR QA CLK T R QB T R QC T R QD T 2 POST OFFIC
PAGE 3
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = −20 µA VOH VI = VIH or VIL IOH = −4 mA IOH = −5.2 mA IOL = 20 µA VOL VI = VIH or VIL IOL = 4 mA IOL = 5.2 mA II ICC VI = VCC or 0 VI = VCC or 0, Ci IO = 0 VCC MIN TA = 25°C TYP MAX SN54HC393 MIN MAX SN74HC393 MIN 2V 1.9 1.998 1.9 1.9 4.5 V 4.4 4.499 4.4 4.
PAGE 5
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) TA = 25°C TYP MAX SN54HC393 SN74HC393 PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V 6 10 4.2 5 fmax CLK QA 4.5 V 31 50 21 25 6V 36 60 25 28 QA QB tpd CLK QC QD tPHL tt CLR Any Any MIN MIN MAX MIN MAX UNIT MHz 2V 50 120 180 150 4.
PAGE 6
SCLS143D − DECEMBER 1982 − REVISED JULY 2003 PARAMETER MEASUREMENT INFORMATION From Output Under Test VCC High-Level Pulse Test Point 50% 50% 0V tw CL = 50 pF (see Note A) VCC Low-Level Pulse 50% 50% 0V LOAD CIRCUIT VOLTAGE WAVEFORMS PULSE DURATIONS Input VCC 50% 50% 0V tPLH Reference Input VCC 50% In-Phase Output 0V tsu Data Input 50% 10% 90% tr tPHL VCC 50% 10% 0 V 90% 90% tr th 90% 50% 10% tPHL Out-of-Phase Output 90% VOLTAGE
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 25-Sep-2013 Status (1) SNJ54HC393W ACTIVE Package Type Package Pins Package Drawing Qty CFP W 14 1 Eco Plan Lead/Ball Finish (2) TBD MSL Peak Temp Op Temp (°C) Device Marking (3) A42 N / A for Pkg Type (4/5) -55 to 125 8410001DA SNJ54HC393W (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC393DBR SSOP DB 14 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 SN74HC393DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74HC393DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC393DBR SSOP DB 14 2000 367.0 367.0 38.0 SN74HC393DR SOIC D 14 2500 367.0 367.0 38.0 SN74HC393DR SOIC D 14 2500 333.2 345.9 28.6 SN74HC393DT SOIC D 14 250 367.0 367.0 38.0 SN74HC393PWR TSSOP PW 14 2000 367.0 367.0 35.0 SN74HC393PWT TSSOP PW 14 250 367.0 367.0 35.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.