Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - multiplexers, demultiplexers PDIP 16



  

   

SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Injection-Current Cross Coupling <1mV/mA

(see Figure 1)

D Low Crosstalk Between Switches

D Pin Compatible With SN74HC4051,

SN74LV4051A, and CD4051B

D 2-V to 6-V V

Operation

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

This eight-channel CMOS analog multiplexer/demultiplexer is pin compatible with the ’4051 function and,

additionally, features injection-current effect control, which has excellent value in automotive applications where

voltages in excess of normal supply voltages are common.

The injection-current effect control allows signals at disabled analog input channels to exceed the supply

voltage without affecting the signal of the enabled analog channel. This eliminates the need for external

diode/resistor networks typically used to keep the analog channel signals within the supply-voltage range.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube SN74HC4851N HC4851N

SOIC − D

Tube SN74HC4851D

HC4851

−40°C to 125°C

SOIC − D

Tape and reel SN74HC4851DR

HC4851

−40

C to 125

TSSOP − PW

Tube SN74HC4851PW

HC4851

TSSOP − PW

Tape and reel SN74HC4851PWR

HC4851

TVSOP − DGV Tape and reel SN74HC4851DGVR HC4851

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

COM

INH

GND

D, DGV, N, OR PW PACKAGE

(TOP VIEW)

NC − No internal connection

  !"#$ % &'!!($ #%  )'*+&#$ ,#$(-

!,'&$% &!" $ %)(&&#$% )(! $.( $(!"%  (/#% %$!'"($%

%$#,#!, 0#!!#$1- !,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',(

$(%$2  #++ )#!#"($(!%-

Summary of content (23 pages)

PAGE 1
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 D Injection-Current Cross Coupling <1mV/mA D D D D D D, DGV, N, OR PW PACKAGE (TOP VIEW) (see Figure 1) Low Crosstalk Between Switches Pin Compatible With SN74HC4051, SN74LV4051A, and CD4051B 2-V to 6-V VCC Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 100
PAGE 2
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 FUNCTION TABLE INPUTS A ON CHANNEL L L Y0 L H Y1 H L Y2 L H H Y3 H L L Y4 H L H Y5 H H L Y6 L H H H Y7 H X X X None INH C L L L L L L L L L L B logic diagram (positive logic) InjectionCurrent Control InjectionCurrent Control 11 A B C INH 2 10 9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 COM Y0 InjectionCurrent
PAGE 3
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.
PAGE 4
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER ron ∆ron II IS(off) IS(on) ICC CIC On-state switch resistance Difference in on-state resistance between switches Control input current TEST CONDITIONS IT ≤ 2 mA, VI = VCC to GND, VINH = VIL (see Figure 5) IT ≤ 2 mA, VI = VCC/2, VINH = VIL Off-state
PAGE 5
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 switching characteristics over recommended operating free-air temperature range, VCC = 2 V, CL = 50 pF (unless otherwise noted) (see Figures 9−14) PARAMETER FROM (INPUT) TO (OUTPUT) MIN TA = 25°C TYP MAX UP TO 85°C MIN MAX UP TO 125°C MIN MAX UNIT tPLH tPHL Propagation delay time COM or Yn Yn or COM 19.
PAGE 6
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 switching characteristics over recommended operating free-air temperature range, VCC = 4.5 V, CL = 50 pF (unless otherwise noted) (see Figures 9−14) PARAMETER FROM (INPUT) TO (OUTPUT) MIN TA = 25°C TYP MAX UP TO 85°C MIN MAX UP TO 125°C MIN MAX UNIT tPLH tPHL Propagation delay time COM or Yn Yn or COM 8.6 11.5 12.5 13.
PAGE 7
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 APPLICATION INFORMATION VCC = 5 V IIO VIN2 < VSS or VCC < VIN2 Any Disabled Channel VSS < VIN1 < VCC Enabled Channel Vout = VI1 V ± V∆out RS Figure 1.
PAGE 8
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 APPLICATION INFORMATION VCC 5V VCC ’HC4851 Sensor Channel 1 Channel 2 Channel 3 Microcontroller Channel 4 Channel 5 Channel 6 (8× Identical Circuitry) Channel 7 Channel 8 Common Out A/D − Input Figure 3. Solution by Applying the ’HC4851 Multiplexer Gate = VCC (Disabled) Disabled Analog Multiplex Input VIN > VCC + 0.
PAGE 9
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 PARAMETER MEASUREMENT INFORMATION VCC VINH = VIL VCC VI = VCC to GND VO (ON) GND r on + VI – VO W IT IT V VI − VO Figure 5. On-State-Resistance Test Circuit VCC 16 GND VCC OFF A VCC OFF NC VINH = VIH Common O/I 6 8 Figure 6.
PAGE 10
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 PARAMETER MEASUREMENT INFORMATION VCC 16 VCC Common O/I ON/OFF Analog I/O OFF/ON CL† Test Point VCC Channel Select 50% GND tPLH 6 tPHL 8 Analog Out 50% Channel Select † Includes all probe and jig capacitance Figure 10. Propagation-Delay Test Setup, Channel Select to Analog Out Figure 9.
PAGE 11
SCLS542B − SEPTEMBER 2003 − REVISED JANUARY 2004 PARAMETER MEASUREMENT INFORMATION tf tf Enable tPZL Position 1 when testing tPHZ and tPZH Position 2 when testing tPLZ and tPZL 1 2 GND 16 VCC Analog I/O 1 High Impedance VCC 10 kΩ tPLZ 50 % Analog Out ON/OFF 2 CL 10% Test Point VOL tPZH Analog Out VCC 90% 50% 10% tPHZ 50 % 90% Enable VOH 6 8 High Impedance Figure 14.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 5-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC4851DGVR TVSOP DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74HC4851DR SOIC D 16 2500 330.0 16.8 6.5 10.3 2.1 8.0 16.0 Q1 SN74HC4851DRG4 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 5-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC4851DGVR TVSOP DGV 16 2000 367.0 367.0 35.0 SN74HC4851DR SOIC D 16 2500 364.0 364.0 27.0 SN74HC4851DRG4 SOIC D 16 2500 333.2 345.9 28.6 SN74HC4851PWR TSSOP PW 16 2000 367.0 367.0 35.0 SN74HC4851PWR TSSOP PW 16 2000 364.0 364.0 27.0 SN74HC4851PWRG4 TSSOP PW 16 2000 367.0 367.0 35.
PAGE 17
PAGE 18
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.