Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - multiplexers, demultiplexers SOIC 16 N



    

   

SCLS573 − MARCH 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Injection Current Cross−Coupling

<1mV/mA (see Figure 1)

D Low Crosstalk Between Switches

D Pin Compatible with SN74HC4052,

SN74LV4052A, and CD4052B

D 2-V to 6-V V

Operation

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

This dual 4-to-1 CMOS analog multiplexer/demultiplexer is pin compatible with the 4052 function and also

features injection-current effect control. This feature has excellent value in automotive applications where

voltages in excess of normal supply voltages are common.

The injection-current effect control allows signals at disabled analog input channels to exceed the supply

voltage without affecting the signal of the enabled analog channel. This eliminates the need for external

diode/resistor networks typically used to keep the analog channel signals within the supply voltage range.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube SN74HC4852N SN74HC4852N

SOIC − D

Tube SN74HC4852D

HC4852

−40°C to 125°C

SOIC − D

Tape and reel SN74HC4852DR

HC4852

−40

C to 125

TSSOP − PW

Tube SN74HC4852PW

HC4852

TSSOP − PW

Tape and reel SN74HC4852PWR

HC4852

TVSOP − DGV Tape and reel SN74HC4852DGVR HC4852

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

FUNCTION TABLE

INPUTS

INH B A

CHANNEL

L L L 1Y0, 2Y0

L L H 1Y1, 2Y1

L H L 1Y2, 2Y2

L H H 1Y3, 2Y3

H X X None

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2Y0

2Y2

2-COM

2Y3

2Y1

INH

GND

1Y2

1Y1

1-COM

1Y0

1Y3

D, DGV, N, OR PW PACKAGE

(TOP VIEW)

NC − No internal connection

  !"#$%! & '("")% $& ! *(+,'$%! -$%).

"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&

&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)

%)&%3 ! $,, *$"$#)%)"&.

Summary of content (22 pages)

PAGE 1
SCLS573 − MARCH 2004 D Injection Current Cross−Coupling D D D D D D, DGV, N, OR PW PACKAGE (TOP VIEW) <1mV/mA (see Figure 1) Low Crosstalk Between Switches Pin Compatible with SN74HC4052, SN74LV4052A, and CD4052B 2-V to 6-V VCC Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Mo
PAGE 2
SCLS573 − MARCH 2004 logic diagram (positive logic) 13 12 A 14 9 11 1 5 2 INH 1Y0 10 15 B 1-COM 6 4 3 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3 2-COM absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7.
PAGE 3
SCLS573 − MARCH 2004 recommended operating conditions (see Note 4) MIN VCC VIH Supply voltage 2 VCC = 2 V VCC = 3 V High-level input voltage, control inputs VCC = 3.3 V VCC = 4.5 V VCC = 6 V VCC = 2 V VIL VI VIO Low-level input voltage, control inputs 2.3 V 3.15 4.2 0.5 0.9 VCC = 4.5 V VCC = 6 V 1.35 1 V 1.8 0 Input/output voltage 0 VCC = 3.3 V VCC = 4.5 V V 2.
PAGE 4
SCLS573 − MARCH 2004 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER ron ∆ron II IS(off) IS(on) ICC CIC TEST CONDITIONS IS ≤ 2 mA VI = VCC to GND, VINH = VIL (see Figure 5) On-state switch resistance IS ≤ 2 mA VI = VCC/2 VINH = VIL Difference in on-state resistance between switches Control input current Off-state switch leakage current (a
PAGE 5
SCLS573 − MARCH 2004 switching characteristics over recommended operating free-air temperature range, VCC = 2 V, CL = 50 pF (unless otherwise noted) (see Figures 9−14) PARAMETER FROM (INPUT) TO (OUTPUT) MIN TA = 25°C TYP MAX −40 TO 85°C −40 TO 125°C MIN MAX MIN MAX UNIT tPLH tPHL Propagation delay time COM or Yn Yn or COM 14.5 19.
PAGE 6
SCLS573 − MARCH 2004 switching characteristics over recommended operating free-air temperature range, VCC = 4.5 V, CL = 50 pF (unless otherwise noted) (see Figures 9−14) PARAMETER FROM (INPUT) TO (OUTPUT) MIN TA = 25°C TYP MAX −40 TO 85°C −40 TO 125°C MIN MAX MIN MAX UNIT tPLH tPHL Propagation delay time COM or Yn Yn or COM 6.3 8.6 11.6 4.6 12.5 4.5 13.
PAGE 7
SCLS573 − MARCH 2004 APPLICATION INFORMATION VCC = 5 V IIO VIN2 < VSS or VCC < VIN2 Any Disabled Channel VSS < VIN1 < VCC Enabled Channel Vout = VI1 V ± V∆out RS Figure 1.
PAGE 8
SCLS573 − MARCH 2004 APPLICATION INFORMATION VCC 5V VCC HC4052A Sensor Channel 1Y0 Channel 1Y1 Microcontroller Channel 1Y2 Channel 1Y3 1-COM A/D − Input 1 2-COM A/D − Input 2 Channel 2Y0 Channel 2Y1 (8x Identical Circuitry) Channel 2Y2 Channel 2Y3 Figure 3. Solution by Applying the HC4852 Multiplexer Gate = VCC (Disabled) Common Analog Output Vout > VCC Disabled Analog Mux Input VIn > VCC + 0.
PAGE 9
SCLS573 − MARCH 2004 PARAMETER MEASUREMENT INFORMATION VCC VINH = VIL VCC VI = VCC to GND VO (ON) GND r on + VI – VO W IT IS V VI − VO Figure 5. On-State Resistance Test Circuit VCC 16 GND VCC OFF A VCC NC VINH =VIH OFF COMMON O/I 6 8 Figure 6.
PAGE 10
SCLS573 − MARCH 2004 PARAMETER MEASUREMENT INFORMATION VCC 16 VCC ON/OFF ANALOG I/O COMMON O/I TEST POINT OFF/ON CL† VCC CHANNEL SELECT 50% GND tPLH 6 tPHL 8 ANALOG OUT 50% CHANNEL SELECT † Includes all probe and jig capacitance Figure 9. Propagation Delays, Channel Select to Analog Out Figure 10.
PAGE 11
SCLS573 − MARCH 2004 PARAMETER MEASUREMENT INFORMATION tf tf 90% 50% 10% ENABLE tPZL ANALOG OUT tPZH ANALOG OUT 2 50 % ON/OFF 2 TEST POINT CL VOL tPHZ 90% VCC 10 kΩ ANALOG I/O 1 HIGH IMPEDANCE 10% 16 VCC GND tPLZ 50 % Position 1 when testing tPHZ and tPZH Position 2 when testing tPLZ and tPZL 1 VCC ENABLE VOH 6 8 HIGH IMPEDANCE Figure 13. Propagation Delays, Enable to Analog Out Figure 14.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.com 18-Sep-2008 retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74HC4852DGVR Package Package Pins Type Drawing TVSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74HC4852DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SN74HC4852PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC4852DGVR TVSOP DGV 16 2000 367.0 367.0 35.0 SN74HC4852DR SOIC D 16 2500 333.2 345.9 28.6 SN74HC4852PWR TSSOP PW 16 2000 367.0 367.0 35.
PAGE 16
PAGE 17
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.