Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Latch Transparent D latch Three-state TSSOP 20

SN54HCT373, SN74HCT373

OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCLS009D – MARCH 1984 – REVISED AUGUST 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Operating Voltage Range of 4.5 V to 5.5 V

High-Current 3-State True Outputs Can

Drive Up To 15 LSTTL Loads

Low Power Consumption, 80-µA Max I

Typical t

= 21 ns

±6-mA Output Drive at 5 V

Low Input Current of 1 µA Max

Inputs Are TTL-Voltage Compatible

Eight High-Current Latches in a Single

Package

Full Parallel Access for Loading

description/ordering information

These 8-bit latches feature 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. They are

particularly suitable for implementing buffer

registers, I/O ports, bidirectional bus drivers, and

working registers.

The eight latches of the ’HCT373 devices are

transparent D-type latches. While the

latch-enable (LE) input is high, the Q outputs

follow the data (D) inputs. When LE is taken low,

the Q outputs are latched at the levels that were

set up at the D inputs.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

–40 C to 85 C

PDIP – N Tube of 20 SN74HCT373N SN74HCT373N

–40 C to 85 C

SOIC – DW

Tube of 25 SN74HCT373DW

HCT373

–40 C to 85 C

SOIC – DW

Reel of 2000 SN74HCT373DWR

HCT373

–40

C to 85

SOP – NS Reel of 2000 SN74HCT373NSR HCT373

–40°C to 85°C

SSOP – DB Reel of 2000 SN74HCT373DBR HT373

TSSOP – PW

Tube of 70 SN74HCT373PW

HT373

TSSOP – PW

Reel of 2000 SN74HCT373PWR

HT373

Reel of 250 SN74HCT373PWT

–55 C to 125 C

CDIP – J Tube of 20 SNJ54HCT373J SNJ54HCT373J

–55

C to 125

CFP – W Tube of 85 SNJ54HCT373W SNJ54HCT373W

LCCC – FK Tube of 55 SNJ54HCT373FK SNJ54HCT373FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

3212019

910111213

GND

SN54HCT373 . . .FK PACKAGE

(TOP VIEW)

SN54HCT373 . . .J OR W PACKAGE

SN74HCT373 . . .DB, DW, N, NS, OR PW PACKAGE

(TOP VIEW)

GND

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

Summary of content (21 pages)

PAGE 1
SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS009D – MARCH 1984 – REVISED AUGUST 2003 D D D D D D D D D Operating Voltage Range of 4.5 V to 5.5 V High-Current 3-State True Outputs Can Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd = 21 ns ±6-mA Output Drive at 5 V Low Input Current of 1 µA Max Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package Full Parallel Access for Loading SN54HCT373 . . .
PAGE 2
SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS009D – MARCH 1984 – REVISED AUGUST 2003 description/ordering information (continued) An output-enable (OE) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
PAGE 3
SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS009D – MARCH 1984 – REVISED AUGUST 2003 recommended operating conditions (see Note 3) SN54HCT373 NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 VCC VIH Supply voltage VIL VI Low-level input voltage Input voltage 0 VO ∆t/∆v Output voltage 0 High-level input voltage VCC = 4.5 V to 5.5 V VCC = 4.5 V to 5.5 V SN74HCT373 MIN 2 2 Input transition rise/fall time V V 0.8 VCC VCC UNIT 0 0 500 0.
PAGE 4
SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS009D – MARCH 1984 – REVISED AUGUST 2003 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) D Q tpd LE Any Q ten OE Any Q tdis OE Any Q tt Any Q VCC MIN TA = 25°C TYP MAX SN54HCT373 MIN MAX SN74HCT373 MIN MAX 4.5 V 25 35 53 44 5.5 V 21 32 48 40 4.5 V 28 35 53 44 5.
PAGE 5
SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS009D – MARCH 1984 – REVISED AUGUST 2003 PARAMETER MEASUREMENT INFORMATION VCC S1 Test Point From Output Under Test PARAMETER ten RL tdis CL (see Note A) S2 tPZH 1 kΩ tPZL tPHZ tPLZ S1 S2 Open Closed Closed Open Open Closed Closed Open Open Open 1 kΩ 50 pF 50 pF or 150 pF –– tpd or tt CL 50 pF or 150 pF RL LOAD CIRCUIT 3V High-Level Pulse 1.3 V 3V Reference Input 1.3 V 0V 1.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 25-Sep-2013 Status (1) SNJ54HCT373W ACTIVE Package Type Package Pins Package Drawing Qty CFP W 20 1 Eco Plan Lead/Ball Finish (2) TBD MSL Peak Temp Op Temp (°C) Device Marking (3) Call TI N / A for Pkg Type (4/5) -55 to 125 SNJ54HCT373W (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74HCT373DWR Package Package Pins Type Drawing SOIC SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) DW 20 2000 330.0 24.4 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 10.8 13.0 2.7 12.0 24.0 Q1 SN74HCT373NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.0 Q1 SN74HCT373PWR TSSOP PW 20 2000 330.0 16.4 6.95 7.1 1.6 8.0 16.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HCT373DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74HCT373NSR SO NS 20 2000 367.0 367.0 45.0 SN74HCT373PWR TSSOP PW 20 2000 367.0 367.0 38.0 SN74HCT373PWT TSSOP PW 20 250 367.0 367.0 38.
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.