Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Inverter Inverter 74LV TSSOP 14

 

 

  

SCLS391I − APRIL 1998 − REVISED APRIL 2005

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D 2-V to 5.5-V V

Operation

D Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

D Typical V

OHV

(Output V

Undershoot)

>2.3 V at V

= 3.3 V, T

= 25°C

D Support Mixed-Mode Voltage Operation on

All Ports

D I

off

Supports Partial-Power-Down Mode

Operation

D Latch-Up Performance Exceeds 250 mA Per

JESD 17

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

The ’LV05A devices contain six independent

inverters designed for 2-V to 5.5-V V

operation.

These devices perform the Boolean function

Y = A

The open-drain outputs require pullup resistors to

perform correctly and can be connected to other

open-drain outputs to implement active-low

wired-OR or active-high wired-AND functions.

This device is fully specified for partial-power-down applications using I

off

. The I

off

circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SOIC − D

Tube of 50 SN74LV05AD

LV05A

SOIC − D

Reel of 2500 SN74LV05ADR

LV05A

SOP − NS Reel of 2000 SN74LV05ANSR 74LV05A

−40°C to 85°C

SSOP − DB Reel of 2000 SN74LV05ADBR LV05A

−40°C to 85°C

Tube of 90 SN74LV05APW

TSSOP − PW

Reel of 2000 SN74LV05APWR

LV05A

TSSOP − PW

Reel of 250 SN74LV05APWT

LV05A

TVSOP − DGV Reel of 2000 SN74LV05ADGVR LV05A

CDIP − J Tube of 25 SNJ54LV05AJ SNJ54LV05AJ

−55°C to 125°C

CFP − W Tube of 150 SNJ54LV05AW SNJ54LV05AW

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54LV05AFK SNJ54LV05AFK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

    !" "#" $

 "%&#" &&!" # % '()#" #!* & "%& 

'!%#" '!& ! !& % !+# "&!" #"#& ,#&&#"-*

&" '&!". ! " "!!#&)- ")! !". % #))

'#&#!!&*

GND

SN54LV05A ...J OR W PACKAGE

SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

3212019

910111213

GND

SN54LV05A . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (16 pages)

PAGE 1
SCLS391I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Typical VOLP (Output Ground Bounce) SN54LV05A . . . J OR W PACKAGE SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) <0.8 V at VCC = 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) D D D 1 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 6A 6Y 5A 5Y 4A 4Y SN54LV05A . . . FK PACKAGE (TOP VIEW) 1Y 1A NC VCC 6A D 1A 1Y 2A 2Y 3A 3Y GND >2.3 V at VCC = 3.
PAGE 2
SCLS391I − APRIL 1998 − REVISED APRIL 2005 FUNCTION TABLE (each inverter) INPUT A OUTPUT Y H L L H logic diagram (positive logic) A Y absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . .
PAGE 3
SCLS391I − APRIL 1998 − REVISED APRIL 2005 recommended operating conditions (see Note 4) SN54LV05A VCC VIH Supply voltage High-level input voltage VIL Low-level input voltage VI VO Input voltage IOL ∆t/∆v VCC = 2 V VCC = 2.3 V to 2.7 V MIN MAX 2 5.5 1.5 VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V MAX 2 5.5 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 V 0.5 VCC × 0.3 VCC × 0.3 VCC × 0.3 5.
PAGE 4
SCLS391I − APRIL 1998 − REVISED APRIL 2005 switching characteristics over recommended operating VCC = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE tPLH tPHL A Y CL = 15 pF A Y CL = 50 pF tPLH tPHL MIN free-air TA = 25°C TYP MAX temperature SN54LV05A range, SN74LV05A MIN MAX MIN MAX 3.6* 10.4* 1* 13* 1 13 5.8* 12.2* 1* 15* 1 15 6.1 15.2 1 18 1 18 8.
PAGE 5
SCLS391I − APRIL 1998 − REVISED APRIL 2005 PARAMETER MEASUREMENT INFORMATION VCC VCC RL = 1 kΩ From Output Under Test 50% VCC Input Test Point 50% VCC tPHL 0V tPLH ≈VCC CL (see Note A) 50% VCC Output VOL + 0.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES LOAD CIRCUIT FOR OPEN-DRAIN OUTPUTS NOTES: A. CL includes probe and jig capacitance. B.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SN74LV05ADGVR TVSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) DGV 14 2000 330.0 12.4 6.8 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 4.0 1.6 8.0 12.0 Q1 SN74LV05ADR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74LV05ANSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.
PAGE 9
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV05ADGVR TVSOP DGV 14 2000 367.0 367.0 35.0 SN74LV05ADR SOIC D 14 2500 367.0 367.0 38.0 SN74LV05ANSR SO NS 14 2000 367.0 367.0 38.0 SN74LV05APWR TSSOP PW 14 2000 367.0 367.0 35.0 SN74LV05APWT TSSOP PW 14 250 367.0 367.0 35.
PAGE 10
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 11
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.