Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Standard Three-state, Non-inverting TSSOP 20

SN54LV374A, SN74LV374A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCLS408H − APRIL 1998 − REVISED APRIL 2005

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D 2-V to 5.5-V V

Operation

D Max t

of 9.5 ns at 5 V

D Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

D Typical V

OHV

(Output V

Undershoot)

>2.3 V at V

= 3.3 V, T

= 25°C

D Support Mixed-Mode Voltage Operation on

All Ports

D I

off

Supports Partial-Power-Down Mode

Operation

D Latch-Up Performance Exceeds 250 mA Per

JESD 17

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

3212019

910111213

GND

CLK

SN54LV374A ...FK PACKAGE

(TOP VIEW)

SN54LV374A ...J OR W PACKAGE

SN74LV374A . . . DB, DGV, DW, NS,

OR PW PACKAGE

(TOP VIEW)

GND

CLK

SN74LV374A . . . RGY PACKAGE

(TOP VIEW)

120

10 11

CLK

description/ordering information

The ’LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V

operation.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

QFN − RGY Reel of 1000 SN74LV374ARGYR LV374A

SOIC DW

Tube of 25 SN74LV374ADW

LV374A

SOIC − DW

Reel of 2000 SN74LV374ADWR

LV374A

SOP − NS Reel of 2000 SN74LV374ANSR 74LV374A

40°Cto85°C

SSOP − DB Reel of 2000 SN74LV374ADBR LV374A

−40°C to 85°C

Tube of 70 SN74LV374APW LV374A

TSSOP − PW

Reel of 2000 SN74LV374APWR LV374A

TSSOP

Reel of 250 SN74LV374APWT LV374A

TVSOP − DGV Reel of 2000 SN74LV374ADGVR LV374A

VFBGA − GQN Reel of 1000 SN74LV374AGQNR LV374A

CDIP − J Tube of 20 SNJ54LV374AJ SNJ54LV374AJ

−55°C to 125°C

CFP − W Tube of 85 SNJ54LV374AW SNJ54LV374AW

LCCC − FK Tube of 55 SNJ54LV374AFK SNJ54LV374AFK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (19 pages)

PAGE 1
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 SN54LV374A . . . J OR W PACKAGE SN74LV374A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW) 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 SN54LV374A . . .
PAGE 2
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 description/ordering information (continued) These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
PAGE 3
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 logic diagram (positive logic) OE CLK 1 11 C1 1D 3 1D 2 1Q To Seven Other Channels Pin numbers shown are for the DB, DGV, DW, FK, J, NS, PW, RGY, and W packages. absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 recommended operating conditions (see Note 5) SN54LV374A VCC Supply voltage VCC = 2 V VIH High level input voltage High-level MIN MAX 2 5.5 Low level input voltage Low-level VI Input voltage VO Output voltage VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC = 4.5 V to 5.5 V VCC × 0.7 VCC × 0.7 Δt/Δv Input transition rise or fall rate V V 0.5 0.5 VCC × 0.
PAGE 5
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1) TA = 25°C MIN SN54LV374A MAX MIN MAX SN74LV374A MIN MAX UNIT tw Pulse duration, CLK high or low 6 7 7 ns tsu Setup time, data before CLK↑ 5 5.5 5.5 ns th Hold time, data after CLK↑ 2.5 2.5 2.
PAGE 6
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 switching characteristics over recommended operating VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax tpd CLK free-air TA = 25°C temperature SN54LV374A SN74LV374A LOAD CAPACITANCE MIN TYP CL = 15 pF 80* 150* 70* 70 CL = 50 pF 55 110 50 50 Q CL = 15 pF p MAX MIN MAX range, MIN MAX MHz 6.8* 12.
PAGE 7
SN54LV374A, SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS408H − APRIL 1998 − REVISED APRIL 2005 PARAMETER MEASUREMENT INFORMATION VCC From Output Under Test Test Point RL = 1 kΩ From Output Under Test CL (see Note A) S1 Open TEST GND S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain CL (see Note A) Open VCC GND VCC LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS VCC 50% VCC Timing Input tw tsu VCC 50% VCC 50% VCC Input 0V th
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74LV374ADBR SSOP DB 20 2000 330.0 16.4 8.2 7.5 2.5 12.0 16.0 Q1 SN74LV374ADWR SOIC DW 20 2000 330.0 24.4 10.8 13.0 2.7 12.0 24.0 Q1 SN74LV374ANSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV374ADBR SN74LV374ADWR SSOP DB 20 2000 367.0 367.0 38.0 SOIC DW 20 2000 367.0 367.0 45.0 SN74LV374ANSR SO NS 20 2000 367.0 367.0 45.0 SN74LV374APWR TSSOP PW 20 2000 367.0 367.0 38.0 SN74LV374APWT TSSOP PW 20 250 367.0 367.0 38.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.