Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Counter Binary counter 74LV Negative slope 70 MHz TSSOP 14

 

   

SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D 2-V to 5.5-V V

Operation

D Max t

of 10 ns at 5 V

D Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

D Typical V

OHV

(Output V

Undershoot)

>2.3 V at V

= 3.3 V, T

= 25°C

D I

off

Supports Partial-Power-Down-Mode

Operation

D Dual 4-Bit Binary Counters With Individual

Clocks

D Direct Clear for Each 4-Bit Counter

D Can Significantly Improve System

Densities by Reducing Counter Package

Count by 50 Percent

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

The ’LV393A devices contain eight flip-flops and

additional gating to implement two individual 4-bit

counters in a single package. These devices are

designed for 2-V to 5.5-V V

operation.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SOIC − D

Tube of 50 SN74LV393AD

LV393A

SOIC − D

Reel of 2500 SN74LV393ADR

LV393A

SOP − NS Reel of 2000 SN74LV393ANSR 74LV393A

−40°C to 85°C

SSOP − DB Reel of 2000 SN74LV393ADBR LV393A

−40°C to 85°C

Tube of 90 SN74LV393APW

TSSOP − PW

Reel of 2000 SN74LV393APWR

LV393A

TSSOP − PW

Reel of 250 SN74LV393APWT

LV393A

TVSOP − DGV Reel of 2000 SN74LV393ADGVR LV393A

CDIP − J Tube of 25 SNJ54LV393AJ SNJ54LV393AJ

−55°C to 125°C

CFP − W Tube of 150 SNJ54LV393AW SNJ54LV393AW

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54LV393AFK SNJ54LV393AFK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54LV393A ...J OR W PACKAGE

SN74LV393A . . . D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

1CLK

1CLR

GND

2CLK

2CLR

SN54LV393A . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

3212019

910111213

2CLR

1CLR

1CLK

2CLK

GND

    !"#$ $%$ &

 $'("%$ !((#$ % ' )!*+%$ %#, &(! $'(" 

)#'%$ )#( # #(" ' #-% $(!"#$ %$%( .%((%$/,

&(!$ )(#$0 # $ $##%(+/ $+!# #$0 ' %++

)%(%"##(,

Summary of content (20 pages)

PAGE 1
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 10 ns at 5 V D Typical VOLP (Output Ground Bounce) D D D D D D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.
PAGE 2
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 description/ordering informaton (continued) These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock (CLK) input. These devices change state on the negative-going transition of the CLK pulse. N-bit binary counters can be implemented with each package, providing the capability of divide by 256.
PAGE 3
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 timing diagram CLK CLR QA QB Outputs QC QD Count Up Clear absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 recommended operating conditions (see Note 4) SN54LV393A VCC VIH High-level input voltage VIL Low-level input voltage VI VO Input voltage IOH IOL ∆t/∆v MIN MAX 2 5.5 Supply voltage VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V 2 5.5 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 VCC × 0.7 Output voltage UNIT V V 0.5 0.5 VCC × 0.3 VCC × 0.3 VCC × 0.3 VCC × 0.
PAGE 5
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1) TA = 25°C MIN MAX tw Pulse duration tsu Setup time SN54LV393A MIN MAX SN74LV393A MIN CLK high or low 5 5 5 CLR high 5 5 5 CLR inactive before CLK↓ 6 6 6 MAX UNIT ns ns timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.
PAGE 6
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 switching characteristics over recommended operation VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax tpd tPHL tpd tPHL CLK CLR CLK CLR free-air TA = 25°C TYP MAX temperature SN54LV393A SN74LV393A LOAD CAPACITANCE MIN CL = 15 pF 75* 130* 65* 65 CL = 50 pF 45 105 35 35 MIN MAX MIN MAX 5.1* 13.2* 1* 15.5* 1 15.5 QB 6* 15.
PAGE 7
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 noise characteristics, VCC = 3.3 V, CL = 50 pF, TA = 25°C (see Note 5) SN74LV393A PARAMETER MIN TYP MAX UNIT VOL(P) VOL(V) Quiet output, maximum dynamic VOL 0.3 0.8 V Quiet output, minimum dynamic VOL −0.2 −0.8 V VOH(V) VIH(D) Quiet output, minimum dynamic VOH 2.8 High-level dynamic input voltage V 2.
PAGE 8
SCLS457D − FEBRUARY 2001 − REVISED APRIL 2005 PARAMETER MEASUREMENT INFORMATION From Output Under Test RL = 1 kΩ From Output Under Test Test Point S1 VCC Open TEST GND CL (see Note A) CL (see Note A) S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain Open VCC GND VCC LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS VCC 50% VCC Timing Input 0V tw tsu VCC 50% VCC Input 50% VCC th VCC 50% VCC Data Input 50% VCC 0
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.com 11-Nov-2009 ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74LV393ADBR SSOP DB 14 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 SN74LV393ADGVR TVSOP DGV 14 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74LV393ADR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV393ADBR SSOP DB 14 2000 367.0 367.0 38.0 SN74LV393ADGVR TVSOP DGV 14 2000 367.0 367.0 35.0 SN74LV393ADR SOIC D 14 2500 367.0 367.0 38.0 SN74LV393ANSR SO NS 14 2000 367.0 367.0 38.0 SN74LV393APWR TSSOP PW 14 2000 367.0 367.0 35.0 SN74LV393APWT TSSOP PW 14 250 367.0 367.0 35.
PAGE 13
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.