Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Shift register Shift register Push pull TSSOP 20



 

SCLS555 − JUNE 2004

DESCRIPTION

The SN74LV8153 is a serial-to-parallel data converter. It

accepts serial input data and outputs 8-bit parallel data.

The automatic data-rate detection feature of the

SN74LV8153 eliminates the need for an external oscillator

and helps with cost and board real-estate savings.

The OUTSEL pin is used to choose between open

collector and push-pull outputs. The open-collector option

is suitable when this device is used in applications such as

LED interface, where high drive current is required. SOUT

is the output that acknowledges reception of the serial

data.

To ensure the high-impedance state during power up or

power down, OE should be tied to V

CC1

through a pullup

resistor; the minimum value of the resistor is determined

by the current-sinking capability of the driver.

N OR PW PACKAGE

(TOP VIEW)

CC1

OUTSEL

RESET

SOUT

GND

CC2

GND

FEATURES

D Single-Wire Serial Data Input

D Compatible With UART Serial-Data Format

D Up to Eight Devices (64-Bit Parallel) Can

Share the Same Bus by Using Different

Combinations of A0, A1, A2

D Up to 40 mA Current Drive in Open-Collector

Mode for Driving LEDs

D Outputs Can be Configured as

Open-Collector or Push-Pull

D Internal Oscillator and Counter for

Automatic Data-Rate Detection

D Output Levels Are Referenced to V

CC2

and

Can Be Configured From 3 V to 12 V

D Latch-Up Performance Exceeds 250 mA Per

JESD 17

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 1000-V Charged-Device Model (C101)

SUMMARY OF RECOMMENDED

OPERATING CONDITIONS

PARAMETER

CC1

3 V to 5.5 V

CC2

3 V to 13.2 V

40 mA @ V

CC2

= 4.5 V

(open-collector mode)

−24 mA @ V

CC2

= 12 V

(push-pull mode)

Maximum Data Rate 24 Kbps

FUNCTION TABLE

(each buffer)

INPUTS

OUTPUT

OUTSEL RESET OE Dn

OUTPUT

STRUCTURE

L H L H L

L HLL H

Open collector

L XHX H

Open collector

L LXX H

H H L H H

H HLL L

Push-pull

H XHX Z

Push-pull

H L L X L

In the open-collector mode (OUTSEL = L), the outputs are inverted,

e.g., Y1 = l, when D1 = H

    !"#   $"%&! '#( '"!

!  $#!! $# )# #  #* "# '' +,(

'"! $!#- '#  #!#&, !&"'# #-  && $##(

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments

semiconductor products and disclaimers thereto appears at the end of this data sheet.

www.ti.com

Summary of content (17 pages)

PAGE 1
www.ti.com SCLS555 − JUNE 2004 DESCRIPTION The SN74LV8153 is a serial-to-parallel data converter. It accepts serial input data and outputs 8-bit parallel data. The automatic data-rate detection feature of the SN74LV8153 eliminates the need for an external oscillator and helps with cost and board real-estate savings. The OUTSEL pin is used to choose between open collector and push-pull outputs.
PAGE 2
www.ti.com SCLS555 − JUNE 2004 ORDERING INFORMATION ORDERABLE PART NUMBER PACKAGE(1) TA PDIP − N −40°C −40 C to 85 85°C C TSSOP − PW Tube SN74LV8153N Tube SN74LV8153PW Tape and reel SN74LV8153PWR TOP-SIDE MARKING SN74LV8153N LV8153 (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
PAGE 3
www.ti.com SCLS555 − JUNE 2004 data transmission protocol − The serial data should be sent as 2START-3ADDRESS-4DATA-1STOP. Two consecutive serial-data frames transmit 8 bits of data. The first frame includes the lower four bits of data (D0-D3), and the second frame includes the upper four bits (D4-D7). − The three address bits (in the consecutive frame) must be the same as those in the first frame; otherwise, the data will be dropped.
PAGE 4
www.ti.com SCLS555 − JUNE 2004 logic diagram Power On Reset Data 8-Bit S/R CLK OC Timing Control 4 Y0 4 8-Bit Register Timing and Address Verification 4-Bit Register 4 Data OC Y7 3 OSC 3 Address Data A0 A1 A2 3-Bit Register SOUT RESET OUTSEL OE absolute maximum ratings over operating free-air temperature range (unless otherwise noted)(1) Supply voltage range, VCC1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 5
www.ti.com SCLS555 − JUNE 2004 recommended operating conditions(1) VCC1 VCC1 VCC2 UNIT 3 5.5 V 3 13.2 V VIL Low-level input voltage VI Input voltage OUTSEL = H High-level output current SOUT OUTSEL = H Yn Low-level output current OUTSEL = L SOUT VCC × 0.7 VCC × 0.7 3V 3V 4.5 V 4.5 V 3V 3V 4.5 V 4.5 V 0 5.5 4.5 V 4.5 V 0 5.5 12 V 0 13.
PAGE 6
www.ti.com SCLS555 − JUNE 2004 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VT+ Positive-going input threshold voltage All inputs VT− Negative-going input threshold voltage All inputs ∆VT Hysteresis (VT+ − VT−) All inputs VOH SOUT Yn VOL SOUT TYP MAX VCC2 3.3 V 3.3 V 2.31 5V 5V 3.5 3.3 V 3.3 V 0.99 5V 5V 1.5 3.3 V 3.3 V 0.33 1.32 5V 5V 0.
PAGE 7
www.ti.com SCLS555 − JUNE 2004 switching characteristics over recommended operating free-air temperature VCC1 = VCC2 = 5 V ± 0.
PAGE 8
www.ti.
PAGE 9
www.ti.com SCLS555 − JUNE 2004 PARAMETER MEASUREMENT INFORMATION (OPEN-COLLECTOR OUTPUT) VCC1 VCC1 RL = 500 Ω From Output Under Test Test Point CL (see Note A) NOTES: A. B. C. D. 50% VCC1 tPHL 0V tPLH ≈VCC1 Output LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS 50% VCC1 Input 50% VCC1 VOL + 0.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES CL includes probe and jig capacitance.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74LV8153PWR Package Package Pins Type Drawing TSSOP PW 20 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 16.4 Pack Materials-Page 1 6.95 B0 (mm) K0 (mm) P1 (mm) 7.1 1.6 8.0 W Pin1 (mm) Quadrant 16.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV8153PWR TSSOP PW 20 2000 367.0 367.0 38.
PAGE 14
PAGE 15
PAGE 16
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.