Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - analogue switches SOT 6

See mechanical drawings for dimensions.

DBV PACKAGE

(TOP VIEW)

GND

DCK PACKAGE

(TOP VIEW)

GND

DRL PACKAGE

(TOP VIEW)

GND

YZP PACKAGE

(BOTTOM VIEW)

GND

DRY PACKAGE

(TOP VIEW)

GND

B1 A

DSF PACKAGE

(TOP VIEW)

GND

SN74LVC1G3157

www.ti.com

SCES424H –JANUARY 2003–REVISED MAY 2012

SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

Check for Samples: SN74LVC1G3157

FEATURES

• Low On-State Resistance, Typically ≉≉6 Ω

= 4.5 V)

• 1.65-V to 5.5-V V

Operation

• Latch-Up Performance Exceeds 100 mA Per

• Useful for Both Analog and Digital

JESD 78, Class II

Applications

• ESD Protection Exceeds JESD 22

• Specified Break-Before-Make Switching

– 2000-V Human-Body Model (A114-A)

• Rail-to-Rail Signal Handling

– 200-V Machine Model (A115-A)

• High Degree of Linearity

– 1000-V Charged-Device Model (C101)

• High Speed, Typically 0.5 ns

= 3 V, C

= 50 pF)

DESCRIPTION/ORDERING INFORMATION

This single-pole double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V V

operation.

The SN74LVC1G3157 can handle both analog and digital signals. The device permits signals with amplitudes of

up to V

(peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for

analog-to-digital and digital-to-analog conversion systems.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2NanoFree is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (29 pages)

PAGE 1
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH Check for Samples: SN74LVC1G3157 FEATURES • • • • 1 2 • • • • 1.65-V to 5.5-V VCC Operation Useful for Both Analog and Digital Applications Specified Break-Before-Make Switching Rail-to-Rail Signal Handling High Degree of Linearity High Speed, Typically 0.
PAGE 2
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.com ORDERING INFORMATION PACKAGE (1) TA –40°C to 85°C (1) (2) (3) (2) TOP-SIDE MARKING (3) ORDERABLE PART NUMBER NanoFree™ – WCSP (DSBGA) 0.
PAGE 3
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) (2) VCC Supply voltage range VIN Control input voltage range (2) VI/O Switch I/O voltage range (2) IIK Control input clamp current VIN < 0 II/O I/O port diode current VI/O < 0 or VI/O > VCC II/O On-state switch current (6) VI/O = 0 to VCC MIN MAX –0.5 6.5 V (3) –0.5 6.5 V (3) (4) (5) –0.5 VCC + 0.
PAGE 4
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.com Recommended Operating Conditions (1) MIN MAX 1.65 5.5 V Switch input/output voltage 0 VCC V VIN Control input voltage 0 5.5 V VIH High-level input voltage, control input VIL Low-level input voltage, control input VCC Supply voltage VI/O Δt/Δv Input transition rise or fall rate TA Operating free-air temperature VCC = 1.65 V to 1.95 V VCC × 0.75 VCC = 2.3 V to 5.5 V V VCC × 0.7 VCC = 1.65 V to 1.95 V VCC × 0.
PAGE 5
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 Electrical Characteristics (continued) over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC MIN TYP (1) MAX ±1 UNIT IS(on) On-state switch leakage current VI = VCC or GND, VO = Open (see Figure 4) 5.5 V IIN Control input current 0 ≤ VIN ≤ VCC 0 V to 5.5 V ±0.05 ICC Supply current S = VCC or GND 5.5 V 1 ΔICC Supply-current change S = VCC – 0.6 V 5.
PAGE 6
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.
PAGE 7
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 PARAMETER MEASUREMENT INFORMATION ron = VI – V O Ω IO Figure 1. On-State Resistance Test Circuit 120 VCC = 1.65 V 100 ron 80 60 40 VCC = 2.3 V 20 VCC = 3 V VCC = 4.5 V 0 0 1 2 3 4 5 VI - V Figure 2.
PAGE 8
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) Figure 3. Off-State Switch Leakage-Current Test Circuit VCC S VIL or VIH VCC B1 VI S 1 VIL 2 VIH 1 SW B2 SW 2 VO VO = Open A A GND VI = VCC or GND Figure 4.
PAGE 9
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 PARAMETER MEASUREMENT INFORMATION (continued) VLOAD S1 RL From Output Under Test Open TEST GND CL (see Note A) S1 Open VLOAD tPLH/tPHL tPLZ/tPZL tPHZ/tPZH RL GND LOAD CIRCUIT INPUTS VCC 1.8 V ± 0.15 V 2.5 V ± 0.2 V 3.3 V ± 0.3 V 5 V ± 0.5 V VI tr/tf VCC VCC VCC VCC £2 ns £2 ns £2.5 ns £2.
PAGE 10
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) 50 Ω RL = 50 Ω Figure 6. Frequency Response (Switch On) S VCC VIL or VIH TEST CONDITION VIL 20log10(VO2/VI) VIH 20log10(VO1/VI) VCC S B1 VB1 fin VB2 A Analyzer B2 GND 50 Ω RL RL = 50 Ω Figure 7.
PAGE 11
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 PARAMETER MEASUREMENT INFORMATION (continued) 50 Ω RL = 50 Ω Figure 8. Feedthrough VCC VCC S B1 LOGIC INPUT 1 SW B2 VOUT 2 RGEN VGE A GND RL CL RL/CL = 1 MΩ/100 pF LOGIC INPUT OFF VOUT ON OFF ∆VOUT Q = (∆VOUT) (CL) Figure 9.
PAGE 12
SN74LVC1G3157 SCES424H – JANUARY 2003 – REVISED MAY 2012 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) 10 kΩ 600 Ω Figure 10. Total Harmonic Distortion VCC VCC S B1 VI = VCC/2 B2 VO A GND VS RL CL RL/CL = 50 Ω/35 pF VO 0.9 x VO tD Figure 11.
PAGE 13
SN74LVC1G3157 www.ti.com SCES424H – JANUARY 2003 – REVISED MAY 2012 REVISION HISTORY Changes from Revision G (September 2011) to Revision H Page • Changed YZP with correct pin labels. .................................................................................................................................. 1 • Changed to remove _ for DRY marking ...............................................................................................................................
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 18-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) SN74LVC1G3157DBVR SOT-23 DBV 6 3000 180.0 9.2 SN74LVC1G3157DBVR SOT-23 DBV 6 3000 178.0 SN74LVC1G3157DBVR SOT-23 DBV 6 3000 178.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 18-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LVC1G3157DBVR SOT-23 DBV 6 3000 205.0 200.0 33.0 SN74LVC1G3157DBVR SOT-23 DBV 6 3000 180.0 180.0 18.0 SN74LVC1G3157DBVR SOT-23 DBV 6 3000 180.0 180.0 18.0 SN74LVC1G3157DCKR SC70 DCK 6 3000 180.0 180.0 18.0 SN74LVC1G3157DCKR SC70 DCK 6 3000 205.0 200.0 33.
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
PAGE 26
PAGE 27
PAGE 28
D: Max = 1.418 mm, Min =1.357 mm E: Max = 0.918 mm, Min =0.
PAGE 29
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.