Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Receiver, transceiver TSSOP 56

www.ti.com

FEATURES

DESCRIPTION/ORDERING INFORMATION

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1OEAB

1LEAB

1CEAB

GND

1A1

1A2

1A3

1A4

1A5

GND

1A6

1A7

1A8

2A1

2A2

2A3

GND

2A4

2A5

2A6

2A7

2A8

GND

2CEAB

2LEAB

2OEAB

1OEBA

1LEBA

1CEBA

GND

1B1

1B2

1B3

1B4

1B5

GND

1B6

1B7

1B8

2B1

2B2

2B3

GND

2B4

2B5

2B6

2B7

2B8

GND

2CEBA

2LEBA

2OEBA

SN74LVCH16543A

16-BIT REGISTERED TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005

• Member of the Texas Instruments Widebus™

Family

• Operates From 1.65 V to 3.6 V

• Inputs Accept Voltages to 5.5 V

• Max t

of 5.4 ns at 3.3 V

• Typical V

OLP

(Output Ground Bounce) < 0.8 V

at V

= 3.3 V, T

= 25 ° C

• Typical V

OHV

(Output V

Undershoot) > 2 V

at V

= 3.3 V, T

= 25 ° C

• I

off

Supports Partial-Power-Down Mode

Operation

• Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage With

3.3-V V

)

• Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

• Latch-Up Performance Exceeds 250 mA Per

JESD 17

• ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

This 16-bit registered transceiver is designed for

1.65-V to 3.6-V V

operation.

The SN74LVCH16543A can be used as two 8-bit

transceivers or one 16-bit transceiver. Separate

latch-enable ( LEAB or LEBA) and output-enable

( OEAB or OEBA) inputs are provided for each

direction of data flow.

ORDERING INFORMATION

PACKAGE

(1)

ORDERABLE PART NUMBER TOP-SIDE MARKING

Tube SN74LVCH16543ADL

SSOP – DL LVCH16543A

Tape and reel SN74LVCH16543ADLR

TSSOP – DGG Tape and reel SN74LVCH16543ADGGR LVCH16543A

–40 ° C to 85 ° C

TVSOP – DGV Tape and reel SN74LVCH16543ADGVR LDH543A

VFBGA – GQL SN74LVCH16543AGQLR

Tape and reel LDH543A

VFBGA – ZQL (Pb-free) SN74LVCH16543AZQLR

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (17 pages)

PAGE 1
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 FEATURES • • • • • • • • • • • DGG, DGV, OR DL PACKAGE (TOP VIEW) Member of the Texas Instruments Widebus™ Family Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 5.4 ns at 3.3 V Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.
PAGE 2
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 DESCRIPTION/ORDERING INFORMATION (CONTINUED) The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode.
PAGE 3
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 FUNCTION TABLE (1) (EACH 8-BIT SECTION) INPUTS (1) (2) OEAB A OUTPUT B X X X Z X H X Z L H L X B0 (2) L L L L L L L L H H CEAB LEAB H X A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.
PAGE 4
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 LOGIC DIAGRAM (POSITIVE LOGIC) 1OEBA 1CEBA 1LEBA 1OEAB 1CEAB 1LEAB 1A1 56 54 55 1 3 2 C1 5 1D 52 1B1 C1 1D To Seven Other Channels 2OEBA 2CEBA 2LEBA 2OEAB 2CEAB 2LEAB 2A1 29 31 30 28 26 27 C1 15 1D C1 1D To Seven Other Channels Pin numbers shown are for the DGG, DGV, and DL packages.
PAGE 5
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com Absolute Maximum Ratings SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 (1) over operating free-air temperature range (unless otherwise noted) MIN MAX VCC Supply voltage range –0.5 6.5 V VI Input voltage range (2) –0.5 6.5 V –0.5 6.5 V –0.5 VCC + 0.
PAGE 6
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC IOH = –100 µA VOH 1.65 V to 3.6 V Control inputs Ioff 1.2 IOH = –8 mA 2.3 V 1.7 2.7 V 2.2 3V 2.4 IOH = –24 mA 3V 2.2 IOL = 100 µA 1.65 V to 3.6 V 0.2 IOL = 4 mA 1.65 V 0.45 IOL = 8 mA 2.3 V 0.7 IOL = 12 mA 2.7 V 0.
PAGE 7
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 Switching Characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) PARAMETER tpd ten tdis ten tdis (1) FROM (INPUT) TO (OUTPUT) A or B B or A LE A or B CE A or B OE A or B VCC = 1.8 V ± 0.15 V MIN VCC = 2.5 V ± 0.2 V MAX MIN MAX (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) VCC = 2.7 V MIN VCC = 3.
PAGE 8
SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS317M – NOVEMBER 1993 – REVISED MARCH 2005 PARAMETER MEASUREMENT INFORMATION VLOAD S1 RL From Output Under Test CL (see Note A) Open GND RL TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open VLOAD GND LOAD CIRCUIT INPUTS VCC 1.8 V ± 0.15 V 2.5 V ± 0.2 V 2.7 V 3.3 V ± 0.3 V VI tr/tf VCC VCC 2.7 V 2.7 V ≤2 ns ≤2 ns ≤2.5 ns ≤2.5 ns VM VLOAD CL RL V∆ VCC/2 VCC/2 1.5 V 1.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 10-Oct-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 15.6 1.8 12.0 24.0 Q1 SN74LVCH16543ADGGR TSSOP DGG 56 2000 330.0 24.4 SN74LVCH16543ADGVR TVSOP DGV 56 2000 330.0 24.4 6.8 11.7 1.6 12.0 24.0 Q1 DL 56 1000 330.0 32.4 11.35 18.67 3.1 16.0 32.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 10-Oct-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LVCH16543ADGGR TSSOP DGG 56 2000 367.0 367.0 45.0 SN74LVCH16543ADGVR TVSOP DGV 56 2000 367.0 367.0 45.0 SN74LVCH16543ADLR SSOP DL 56 1000 367.0 367.0 55.
PAGE 13
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 14
PAGE 15
PAGE 16
MECHANICAL DATA MTSS003D – JANUARY 1995 – REVISED JANUARY 1998 DGG (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 48 PINS SHOWN 0,27 0,17 0,50 48 0,08 M 25 6,20 6,00 8,30 7,90 0,15 NOM Gage Plane 1 0,25 24 0°– 8° A 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 48 56 64 A MAX 12,60 14,10 17,10 A MIN 12,40 13,90 16,90 DIM 4040078 / F 12/97 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice.
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.