Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Receiver, transceiver TSSOP 48

www.ti.com

FEATURES

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR

1B1

1B2

GND

1B3

1B4

1B5

1B6

GND

1B7

1B8

2B1

2B2

GND

2B3

2B4

2B5

2B6

GND

2B7

2B8

2DIR

1OE

1A1

1A2

GND

1A3

1A4

1A5

1A6

GND

1A7

1A8

2A1

2A2

GND

2A3

2A4

2A5

2A6

GND

2A7

2A8

2OE

DESCRIPTION/ORDERING INFORMATION

SN74LVCHR16245A

16-BIT BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005

• Member of the Texas Instruments Widebus™

Family

• Operates From 1.65 V to 3.6 V

• Inputs Accept Voltages to 5.5 V

• Max t

of 4.8 ns at 3.3 V

• Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

• Typical V

OHV

(Output V

Undershoot)

>2 V at V

= 3.3 V, T

= 25°C

• Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage

With 3.3-V V

)

• Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

• All Outputs Have Equivalent 26- Ω Series

Resistors, So No External Resistors Are

Required

• I

off

Supports Partial-Power-Down Mode

Operation

• Latch-Up Performance Exceeds 250 mA Per

JESD 17

• ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V

operation.

The SN74LVCHR16245A is designed for asynchronous communication between data buses. The

control-function implementation minimizes external-timing requirements.

ORDERING INFORMATION

PACKAGE

(1)

ORDERABLE PART NUMBER TOP-SIDE MARKING

FBGA – GRD 74LVCHR16245AGRDR

Tape and reel LR245A

FBGA – ZRD (Pb-free) 74LVCHR16245AZRDR

SN74LVCHR16245ALR

SSOP – DL Tape and reel LVCHR16245A

74LVCHR16245ALRG4

SN74LVCHR16245AGR

TSSOP – DGG Tape and reel LVCHR16245A

74LVCHR16245AGRG4

–40°C to 85°C

SN74LVCHR16245AVR

TVSOP – DGV Tape and reel LDR245A

74LVCHR16245AVRE4

VFBGA – GQL SN74LVCHR16245AKR

Tape and reel LR245A

VFBGA – ZQL (Pb-free) 74LVCHR16245AZQLR

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines areavailable at

www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (19 pages)

PAGE 1
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 FEATURES • • • • • • • • • • • • DGG, DGV, OR DL PACKAGE (TOP VIEW) Member of the Texas Instruments Widebus™ Family Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 4.8 ns at 3.3 V Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.
PAGE 2
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 DESCRIPTION/ORDERING INFORMATION (CONTINUED) This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.
PAGE 3
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 FUNCTION TABLE (1) (EACH 8-BIT SECTION) CONTROL INPUTS (1) OUTPUT CIRCUITS OPERATION OE DIR A PORT B PORT L L Enabled Hi-Z B data to A bus L H Hi-Z Enabled A data to B bus H X Hi-Z Hi-Z Isolation Input circuits of the data I/Os always are active.
PAGE 4
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX VCC Supply voltage range –0.5 6.5 V VI Input voltage range (2) –0.5 6.5 V –0.5 6.5 V –0.5 VCC + 0.
PAGE 5
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC IOH = –100 µA 1.65 V to 3.6 V IOH = –2 mA 2.3 V 1.7 2.7 V 2.2 IOH = –6 mA 3V 2.4 IOH = –8 mA 2.7 V 2 IOH = –12 mA 3V 2 IOL = 100 µA 1.65 V to 3.6 V 0.2 1.65 V 0.45 2.3 V 0.7 IOL = 4 mA II 0.4 IOL = 6 mA 3V 0.
PAGE 6
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 Switching Characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) FROM (INPUT) TO (OUTPUT) tpd A or B ten OE tdis OE PARAMETER VCC = 1.8 V ± 0.15 V VCC = 2.5 V ± 0.2 V MIN MAX MIN B or A 1 12.5 A or B 1 15.8 A or B 1 19.2 VCC = 2.7 V VCC = 3.3 V ± 0.3 V UNIT MAX MIN MAX MIN MAX 1 9.5 1 5.7 1.5 4.
PAGE 7
SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS582P – NOVEMBER 1996 – REVISED DECEMBER 2005 PARAMETER MEASUREMENT INFORMATION VLOAD S1 RL From Output Under Test Open GND CL (see Note A) RL TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open VLOAD GND LOAD CIRCUIT INPUT VCC 1.8 V ± 0.15 V 2.5 V ± 0.2 V 2.7 V 3.3 V ± 0.3 V VI tr/tf VCC VCC 2.7 V 2.7 V ≤2 ns ≤2 ns ≤2.5 ns ≤2.5 ns VM VLOAD CL RL V∆ VCC/2 VCC/2 1.5 V 1.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com 27-Oct-2013 TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 74LVCHR16245AZQLR BGA MI CROSTA R JUNI OR ZQL 56 1000 330.0 16.4 4.8 7.3 1.5 8.0 16.0 Q1 74LVCHR16245AZRDR BGA MI CROSTA R JUNI OR ZRD 54 1000 330.0 16.4 5.8 8.3 1.55 8.0 16.0 Q1 SN74LVCHR16245AGR TSSOP DGG 48 2000 330.0 24.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 74LVCHR16245AZQLR BGA MICROSTAR JUNIOR ZQL 56 1000 336.6 336.6 28.6 74LVCHR16245AZRDR BGA MICROSTAR JUNIOR ZRD 54 1000 336.6 336.6 28.6 SN74LVCHR16245AGR TSSOP DGG 48 2000 367.0 367.0 45.0 SN74LVCHR16245ALR SSOP DL 48 1000 367.0 367.0 55.0 SN74LVCHR16245AVR TVSOP DGV 48 2000 367.0 367.0 38.
PAGE 12
PAGE 13
PAGE 14
PAGE 15
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 16
PAGE 17
PAGE 18
MECHANICAL DATA MTSS003D – JANUARY 1995 – REVISED JANUARY 1998 DGG (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 48 PINS SHOWN 0,27 0,17 0,50 48 0,08 M 25 6,20 6,00 8,30 7,90 0,15 NOM Gage Plane 1 0,25 24 0°– 8° A 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 48 56 64 A MAX 12,60 14,10 17,10 A MIN 12,40 13,90 16,90 DIM 4040078 / F 12/97 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice.
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.