Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Inverter Inverter 74S PDIP 14

  

  

 

SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Dependable Texas Instruments Quality and

Reliability

description/ordering information

These devices contain six independent inverters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GND

SN5404 . . . J PACKAGE

SN54LS04, SN54S04 . . . J OR W PACKAGE

SN7404, SN74S04 . . . D, N, OR NS PACKAGE

SN74LS04 . . . D, DB, N, OR NS PACKAGE

(TOP VIEW)

GND

SN5404 . . . W PACKAGE

(TOP VIEW)

3212019

910111213

SN54LS04, SN54S04 . . . FK PACKAGE

(TOP VIEW)

GND

NC − No internal connection

    !"   #!$% &"'

&!   #" #" (" "  ") !"

&& *+' &! #", &"  ""%+ %!&"

",  %% #""'

 #&! #%  -./.010 %% #"" " ""&

!%" ("*" "&'  %% (" #&! #&!

#", &"  ""%+ %!&" ",  %% #""'

Summary of content (24 pages)

PAGE 1
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 D Dependable Texas Instruments Quality and Reliability description/ordering information SN5404 . . . J PACKAGE SN54LS04, SN54S04 . . . J OR W PACKAGE SN7404, SN74S04 . . . D, N, OR NS PACKAGE SN74LS04 . . . D, DB, N, OR NS PACKAGE (TOP VIEW) 1A 1Y 2A 2Y 3A 3Y GND These devices contain six independent inverters. 1 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 6A 6Y 5A 5Y 4A 4Y SN5404 . . .
PAGE 2
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 ORDERING INFORMATION PDIP − N 0°C 0 C to 70 70°C C ORDERABLE PART NUMBER PACKAGE† TA SOIC − D SOP − NS SSOP − DB CDIP − J −55°C −55 C to 125 125°C C CFP − W LCCC − FK TOP-SIDE MARKING Tube SN7404N SN7404N Tube SN74LS04N SN74LS04N Tube SN74S04N SN74S04N Tube SN7404D Tape and reel SN7404DR Tube SN74LS04D Tape and reel SN74LS04DR Tube SN74S04D Tape and reel SN74S04DR T
PAGE 3
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 logic diagram (positive logic) 1A 1Y 2A 2Y 3A 3Y 4A 4Y 5A 5Y 6A 6Y Y=A POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3
PAGE 4
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 schematics (each gate) ’04 VCC 4 kΩ 130 Ω 1.6 kΩ Input A Output Y 1 kΩ GND ’LS04 ’S04 VCC 20 kΩ 120 Ω 8 kΩ Input A VCC 4 kΩ 2.8 kΩ Output Y 50 Ω 900 Ω Input A 3.5 kΩ Output Y 12 kΩ 500 Ω 250 Ω 3 kΩ 1.5 kΩ GND GND Resistor values shown are nominal.
PAGE 5
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI: ’04, ’S04 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 switching characteristics, VCC = 5 V, TA = 25°C (see Figure 1) PARAMETER tPLH tPHL FROM (INPUT) TO (OUTPUT) A Y SN5404 SN7404 TEST CONDITIONS MIN RL = 400 Ω, CL = 15 pF UNIT TYP MAX 12 22 8 15 ns recommended operating conditions (see Note 3) SN74LS04 SN54LS04 VCC VIH Supply voltage VIL IOH Low-level input voltage IOL TA High-level input voltage MIN NOM MAX MIN NOM MAX 4
PAGE 7
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 recommended operating conditions (see Note 3) SN74S04 SN54S04 MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.75 5 5.25 UNIT VCC VIH Supply voltage VIL IOH Low-level input voltage 0.8 0.
PAGE 8
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 PARAMETER MEASUREMENT INFORMATION SERIES 54/74 AND 54S/74S DEVICES VCC Test Point VCC RL (see Note B) From Output Under Test CL (see Note A) High-Level Pulse 1.5 V S2 LOAD CIRCUIT FOR 3-STATE OUTPUTS 3V Timing Input 1.
PAGE 9
SDLS029C − DECEMBER 1983 − REVISED JANUARY 2004 PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES VCC Test Point VCC RL From Output Under Test CL (see Note A) CL (see Note A) High-Level Pulse 1.3 V S2 LOAD CIRCUIT FOR 3-STATE OUTPUTS 3V Timing Input 1.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN7404DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74LS04DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74S04DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74S04NSR SO NS 14 2000 330.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN7404DR SOIC D 14 2500 367.0 367.0 38.0 SN74LS04DR SOIC D 14 2500 367.0 367.0 38.0 SN74S04DR SOIC D 14 2500 367.0 367.0 38.0 SN74S04NSR SO NS 14 2000 367.0 367.0 38.
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.