Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers SN 75176 BP RS422, RS485 1/1 PDIP 8

SN65176B, SN75176B

DIFFERENTIAL BUS TRANSCEIVERS

SLLS101B – JULY 1985 – REVISED JUNE 1999

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Bidirectional Transceivers

Meet or Exceed the Requirements of ANSI

Standards TIA/EIA-422-B and TIA/EIA-485-A

and ITU Recommendations V.11 and X.27

Designed for Multipoint Transmission on

Long Bus Lines in Noisy Environments

3-State Driver and Receiver Outputs

Individual Driver and Receiver Enables

Wide Positive and Negative Input/Output

Bus Voltage Ranges

Driver Output Capability...±60 mA Max

Thermal Shutdown Protection

Driver Positive and Negative Current

Limiting

Receiver Input Impedance...12 kΩ Min

Receiver Input Sensitivity...±200 mV

Receiver Input Hysteresis...50 mV Typ

Operate From Single 5-V Supply

description

The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for

bidirectional data communication on multipoint bus transmission lines. They are designed for balanced

transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations

V.11 and X.27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver,

both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low

enables, respectively, that can be connected together externally to function as a direction control. The driver

differential outputs and the receiver differential inputs are connected internally to form differential input/output

(I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V

= 0.

These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for

party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current

limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur

at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ,

an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and

SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN65176B is characterized for operation from –40°C to 105°C and the SN75176B is characterized for

operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GND

D OR P PACKAGE

(TOP VIEW)

Summary of content (12 pages)

PAGE 1
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 D D D D D D D D D D D D D D OR P PACKAGE (TOP VIEW) Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.
PAGE 2
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 Function Tables DRIVER OUTPUTS INPUT D ENABLE DE H H H L L H L H X L Z Z A B RECEIVER DIFFERENTIAL INPUTS A–B ENABLE RE OUTPUT R VID ≥ 0.2 V – 0.2 V < VID < 0.2 V L H L ? VID ≤ – 0.
PAGE 3
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT VCC VCC VCC 85 Ω NOM R(eq) 16.
PAGE 4
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 DRIVER SECTION electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) TEST CONDITIONS† PARAMETER VIK VO Input clamp voltage Output voltage II = – 18 mA IO = 0 |VOD1| Differential output voltage IO = 0 |VOD2| g Differential output voltage VOD3 Differential output voltage ∆|VOD| Change g in magnitude g of differential output voltage§
PAGE 5
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 SYMBOL EQUIVALENTS DATA-SHEET PARAMETER TIA/EIA-422-B TIA/EIA-485-A VO |VOD1| Voa, Vob Vo Voa, Vob Vo |VOD2| Vt (RL = 100 Ω) Vt (RL = 54 Ω) ( Vt (Test Termination Measurement 2) |VOD3| ∆|VOD| | |Vt| – |Vt| | | |Vt – |Vt| | VOC ∆|VOC| |Vos| |Vos – Vos| |Vos| |Vos – Vos| IOS IO |Isa|, |Isb| |Ixa|, |Ixb| Iia, Iib RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input vo
PAGE 6
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 switching characteristics, VCC = 5 V, CL = 15 pF, TA = 25°C PARAMETER TEST CONDITIONS tPLH tPHL Propagation delay time, low- to high-level output tPZH tPZL Output enable time to high level tPHZ tPLZ Output disable time from high level MIN TYP MAX 21 35 ns 23 35 ns 10 20 ns 12 20 ns 20 35 ns 17 25 ns VID = 0 to 3 V V, See Figure 6 Propagation delay time, high- to low-level output See Figu
PAGE 7
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 Output 3V S1 Input 1.5 V 1.5 V 0 V or 3 V Generator (see Note B) 0V RL = 110 Ω CL = 50 pF (see Note A) 50 Ω 0.5 V tPZH VOH Output 2.3 V tPHZ TEST CIRCUIT Voff ≈ 0 V VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω. Figure 4.
PAGE 8
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 PARAMETER MEASUREMENT INFORMATION S1 1.5 V 2 kΩ –1.5 V S2 5V CL = 15 pF (see Note A) Generator (see Note B) 5 kΩ 1N916 or Equivalent 50 Ω S3 TEST CIRCUIT 3V Input 3V Input 1.5 V 0V tPZH 1.5 V S1 to 1.5 V S2 Open S3 Closed 0V tPZL S1 to –1.5 V S2 Closed S3 Open VOH ≈ 4.5 V 1.5 V Output Output 0V 1.5 V VOL 3V Input 3V S1 to 1.5 V S2 Closed S3 Closed 1.5 V Input S1 to – 1.
PAGE 9
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 TYPICAL CHARACTERISTICS DRIVER DRIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT 5 VCC = 5 V TA = 25°C 4 3.5 3 2.5 2 1.5 1 4 3.5 3 2.5 2 1.5 1 0.5 0.5 0 VCC = 5 V TA = 25°C 4.5 VOL – Low-Level Output Voltage – V 4.
PAGE 10
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 TYPICAL CHARACTERISTICS RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE† RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT 5 5 VOH – High-Level Output Voltage – V VOH VID = 0.2 V TA = 25°C 4.5 VOH – High-Level Output Voltage – V VOH VCC = 5 V VID = 200 mV IOH = – 440 µA 4.5 4 3.5 3 2.5 VCC = 5.25 V 2 VCC = 5 V 1.5 VCC = 4.75 V 1 4 3.5 3 2.5 2 1.5 1 0.5 0.
PAGE 11
SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SLLS101B – JULY 1985 – REVISED JUNE 1999 TYPICAL CHARACTERISTICS RECEIVER RECEIVER OUTPUT VOLTAGE vs ENABLE VOLTAGE OUTPUT VOLTAGE vs ENABLE VOLTAGE 5 6 VID = 0.2 V Load = 8 kΩ to GND TA = 25°C VCC = 5 V 3 5 VCC = 5.25 V VO – Output Voltage – V VO VO – Output Voltage – V VO 4 VID = – 0.2 V Load = 1 kΩ to VCC TA = 25°C VCC = 5.25 V VCC = 4.75 V 2 1 VCC = 4.75 V VCC = 5 V 4 3 2 1 0 0 0 0.5 1 1.5 2 2.5 0 3 0.5 1 1.5 2 2.
PAGE 12
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.