SN75LVCP600S EVM User's Guide User's Guide Literature Number: SLLU144 March 2011
SLLU144 – March 2011 Submit Documentation Feedback © 2011, Texas Instruments Incorporated
........................................................................................................................ 6 2 SN75LVCP600S EVM Configuration ....................................................................................... 7 1 SN75LVCP600S EVM Kit Contents ......................................................................................... 7 2 Description of EVM Board ....................................................................................................
www.ti.com List of Figures ............................................................................................ 1 EVM Board Jumper Locations 2 SN75LVCP600S EVM - Power .......................................................................................... 10 7 3 SN75LVCP600S EVM - Control ......................................................................................... 11 4 SN75LVCP600S EVM - High Speed.............................................................................
www.ti.com The SN75LVCP600S User’s Guide is intended to assist in the evaluation of the SN75LVCP600S SATA/SAS Redriver/Equalizer, highlighting key features, operating conditions and the configuration of the EVM for system level evaluation. The construction of the SN75LVCP600S EVM also serves as a reference design which can be easily modified for the vast majority of intended applications such as Servers and Workstations.
SLLU144 – March 2011 Introduction The SN75LVCP600S is a single channel SATA/SAS signal conditioner supporting data rates up to 6.0 Gbps. The device complies with the SATA Physical Specification Revision 3.0 and SAS Electrical Specification Revision 2.0. The SN75LVCP600S operates from a single 3.3-V supply and has 100-Ω line termination with self-biasing feature, making the device suitable for AC coupling.
SLLU144 – March 2011 SN75LVCP600S EVM Configuration 1 SN75LVCP600S EVM Kit Contents This EVM kit should contain the following items: • SN75LVCP600S EVM board • 9-V DC power supply • This user’s guide 2 Description of EVM Board This EVM is designed to provide easy evaluation of the LVCP600S device though two standard SATA connectors. The EVM is also meant to serve as a reference design to show a practical example of how to design the device in production designs.
Power for the SN75LVCP600S EVM www.ti.com Table 1. SN75LVCP600S EVM Configuration Jumper Settings JUMPER NUMBER FUNCTIONALITY AND CONFIGURATION Device voltage level select 3.0 V - Shunt pins 2 and 1 (Center pin to "Low") JMP1 3.3 V - Shunt pins 2 and 3 (Center pin to "Nom") 3.6 V - Shunt pins 2 and 4 (Center pin to "High") Equalization control settings JMP2 Low (7 dB) = Shunt pins 2 and 3 (Center pin to "GND") High (14 dB) = Shunt pins 2 and 1 (Center pin to "VCC") VCC JMP3 Pin 1 = 3.
SLLU144 – March 2011 SN75LVCP600S EVMPCB Construction The following section details the construction of the EVM board including schematics and layout files to demonstrate how the board was designed and manufactured. 1 SN75LVCP600S EVM Board Schematics This section shows the board schematic sheets for the EVM.
SN75LVCP600S EVM Board Schematics www.ti.com 3p3_Reg Vin D1 C15 100uF tant_d 6 Vin Vout GND2 GND1 NR/Adjust Enable REG104 P1 P1 SILKSCREEN: 1 2 3 4 5 2 1 C14 220u tant_d 2 RAPC722 SILK = +9V 2 SLEEVE 1 TIP 1 SHUNT 2 C11 220u tant_d 1 C13 1.0uF U2 C16 22u tant_c 2 3 10V 3A 1 C VCC 1 2 A L1 1 1 2 PRE-IN 2 JMP3 HI1206N101R-00 C12 1210 10u tant_c 1 2 R11 150 Vin R3 23.2k Header 2x1 D2 Green R24 150k_DNI R5 150k +9V R4 DNI R6 64.
SN75LVCP600S EVM Board Schematics www.ti.com JMP2 JMP2 SILKSCREEN: PIN 1: HIGH PIN 2: EQ PIN 3: LOW 1 R8 4.7k Header 3x1 JMP4 JMP4 SILKSCREEN: PIN 1: HIGH PIN 2: MODE PIN 3: LOW VCC VCC 1 R9 4.7k Header 3x1 EQ MODE SQ_TH DE JMP5 JMP5 SILKSCREEN: PIN 1: HIGH PIN 2: SQ_TH PIN 3: LOW U1B EQ MODE SQ_TH DE VCC SN75LVCP600S 1 R10 4.7k Header 3x1 JMP6 JMP6 SILKSCREEN: PIN 1: HIGH PIN 2: DE PIN 3: LOW 5 1 10 9 VCC 1 Header 3x1 R12 4.7k Figure 3.
SN75LVCP600S EVM Board Schematics www.ti.com SILKSCREEN: J2 SILKSCREEN: J1 SILKSCREEN: C2 0.1uF HOST RXP_HOST RXP J1 GND RX+ RXGND1 TXTX+ GND2 8 9 SGND1 SGND2 MNT1 SGND3 MNT2 SGND4 1 2 3 4 5 6 7 TXP 3 4 C4 0.1uF RXN_HOST U1A RXP RXN TXP TXN RXN RXP_DEV J2 8 7 1 2 3 4 5 6 7 C7 0.1uF TXN RXN_DEV SN75LVCP600S TXN_HOST TXP_HOST 10 11 12 13 DEV C9 0.1uF C5 0.1uF TXN_DEV TXP_DEV GND RX+ RXGND1 TXTX+ GND2 10 11 12 13 C3 0.
SN75LVCP600S EVM Board Layout www.ti.com 2 SN75LVCP600S EVM Board Layout The SN75LVCP600S EVM was designed to to demonstrate a 6-layer board layout. Figure 5.
SN75LVCP600S EVM Board Layout www.ti.com Figure 6.
SN75LVCP600S EVM Board Layout www.ti.com Figure 7.
SN75LVCP600S EVM Board Layout www.ti.com Figure 8.
SN75LVCP600S EVM Board Layout www.ti.com Figure 9.
SN75LVCP600S EVM Board Layout www.ti.com Figure 10.
SN75LVCP600S EVM Board Construction www.ti.com 3 SN75LVCP600S EVM Board Construction The SN75LVCP600S EVM board is a 6-layer board constructed of FR4 – 370 material. The board stackup consists of a signal layer on top, ground layer, power layer, two ground layers and a signal layer on bottom. The high-speed data signals of this board were routed as single-ended 50-Ω transmission lines, the differential routing of these signals with 100-Ω impedance matching can be implemented as well. Figure 11.
www.ti.com Appendix A SN75LVCP600S EVM Bill of Materials Table 2. Bill of Materials 20 Item Quantity Value Reference 1 2 C1, C10 0.1µF 2 6 C2, C3, C4, C5, C7, C9 0.1µF 3 2 C11, C14 220µF 4 1 C12 10µF 5 2 C13, C19 1.0µF 6 1 C15 100µF 7 1 C16 22µF 8 1 C18 4.7µF 9 1 C20 0.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
