Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Custom audio Digital audio interfacing I²S, TDM SSOP 28

SRC4192

(1)

SRC4193

(1)

192kHz Stereo Asynchronous

Sample Rate Converters

DESCRIPTION

The SRC4192 and SRC4193 are asynchronous sample rate

converters designed for professional and broadcast audio

applications. The SRC4192 and SRC4193 combine a wide

input-to-output sampling ratio with outstanding dynamic range

and ultra low distortion. Input and output serial ports support

standard audio formats, as well as a Time Division Multi-

plexed (TDM) mode. Flexible audio interfaces allow the

SRC4192 and SRC4193 to connect to a wide range of audio

data converters, digital audio receivers and transmitters, and

digital signal processors.

The SRC4192 is a standalone pin programmed device, with

control pins for mode, data format, mute, bypass, and low

group delay functions. The SRC4193 is a software-controlled

device featuring a serial peripheral interface (SPI) port, which

is utilized to program all functions via internal control registers.

The SRC4192 and SRC4193 may be operated from a single

+3.3V power supply. A separate digital I/O supply (V

)

operates over the +1.65V to +3.6V supply range, allowing

greater flexibility when interfacing to current and future gen-

eration signal processors and logic devices. Both the

SRC4192 and SRC4193 are available in a 28-lead SSOP

package.

FEATURES

● AUTOMATIC SENSING OF THE INPUT-TO-

OUTPUT SAMPLING RATIO

● WIDE INPUT-TO-OUTPUT SAMPLING RANGE:

16:1 to 1:16

● SUPPORTS INPUT & OUTPUT SAMPLING

RATES UP TO 212kHz

● DYNAMIC RANGE: 144dB (-60dbFS input,

BW = 20Hz to f

/2, A-Weighted)

● THD+N: -140dB (0dbFS input, BW = 20Hz to

/2)

● ATTENUATES SAMPLING AND REFERENCE

CLOCK JITTER

● HIGH PERFORMANCE, LINEAR PHASE

DIGITAL FILTERING WITH BETTER THAN

140dB OF STOP BAND ATTENUATION

● FLEXIBLE AUDIO SERIAL PORTS:

Master or Slave Mode Operation

Supports I

S, Left Justified, Right Justified, and

TDM Data Formats

Supports 16, 18, 20, or 24-Bit Audio Data

TDM Mode allows daisy chaining of up to eight

devices

● SUPPORTS 24-, 20-, 18-, or 16-BIT INPUT AND

OUTPUT DATA

All output data is dithered from the internal

28-Bit data path

● LOW GROUP DELAY OPTION FOR INTERPO-

LATION FILTER

● DIRECT DOWNSAMPLING OPTION FOR

DECIMATION FILTER (SRC4193 ONLY)

● SPI PORT PROVIDES ACCESS TO INTERNAL

CONTROL REGISTERS (SRC4193 ONLY)

● SOFT MUTE FUNCTION

● BYPASS MODE

● PROGRAMMABLE DIGITAL OUTPUT

ATTENUATION (SRC4193 ONLY)

256 steps: 0dB to –127.5dB, 0.5dB/step

APPLICATIONS

● DIGITAL MIXING CONSOLES

● DIGITAL AUDIO WORKSTATIONS

● AUDIO DISTRIBUTION SYSTEMS

● BROADCAST STUDIO EQUIPMENT

● HIGH-END A/V RECEIVERS

● GENERAL DIGITAL AUDIO PROCESSING

www.ti.com

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SBFS022B – JUNE 2003 – REVISED SEPTEMBER 2007

All trademarks are the property of their respective owners.

● POWER DOWN MODE

● OPERATES FROM A SINGLE +3.3 VOLT

POWER SUPPLY

● SMALL 28-LEAD SSOP PACKAGE

● PIN COMPATIBLE WITH THE AD1896

(SRC4192

ONLY)

(2)

(1) U.S. Patent No. 7,262,716.

(2) Refer to the Applications Information section of this data sheet for details.

Summary of content (34 pages)

PAGE 1
SRC4192(1) SRC4193(1) SRC 419 2 SRC 419 3 SBFS022B – JUNE 2003 – REVISED SEPTEMBER 2007 192kHz Stereo Asynchronous Sample Rate Converters FEATURES ● AUTOMATIC SENSING OF THE INPUT-TOOUTPUT SAMPLING RATIO ● WIDE INPUT-TO-OUTPUT SAMPLING RANGE: 16:1 to 1:16 ● SUPPORTS INPUT & OUTPUT SAMPLING RATES UP TO 212kHz ● DYNAMIC RANGE: 144dB (-60dbFS input, BW = 20Hz to fS /2, A-Weighted) ● THD+N: -140dB (0dbFS input, BW = 20Hz to fS /2) ● ATTENUATES SAMPLING AND REFERENCE CLOCK JITTER ● HIGH PERFORMANCE, LINEAR P
PAGE 2
ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC DISCHARGE SENSITIVITY Supply Voltage, VDD .......................................................... –0.3V to +4.0V Supply Voltage, VIO ........................................................... –0.3V to +4.0V Digital Input Voltage .......................................................... –0.3V to +4.0V Operating Temperature Range ........................................ –45°C to +85°C Storage Temperature Range .........................................
PAGE 3
PIN CONFIGURATION (SRC4193) PIN DESCRIPTIONS (SRC4193) Top View PIN# NAME 1 RCKI Reference Clock Input 2 N.C. No Connection 3 N.C. No Connection 4 SDIN Audio Serial Data Input 5 BCKI Input Port Bit Clock I/O RCKI 1 28 CDATA 6 LRCKI NC 2 27 CCLK 7 VIO NC 3 26 CS 8 DGND Digital Ground 9 BYPAS ASRC Bypass Control Input (Active High) 10 N.C. No Connection 11 N.C. No Connection 12 N.C.
PAGE 4
ELECTRICAL CHARACTERISTICS All parameters specified with TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted.
PAGE 5
ELECTRICAL CHARACTERISTICS (Cont.) All parameters specified with TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted.
PAGE 6
TYPICAL CHARACTERISTICS At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted.
PAGE 7
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. FFT with 1kHz INPUT TONE at 0dBFS (44.1kHz:96kHz) FFT with 1kHz INPUT TONE at –60dBFS (44.1kHz:96kHz) 0 –60 –20 –70 –80 –40 –90 –100 –80 dBFS dBFS –60 –100 –110 –120 –130 –120 –140 –140 –150 –160 –160 –170 –180 –180 0 10k 20k 30k 40k 48k 0 10k 20k 30k 40k Frequency (Hz) Frequency (Hz) FFT with 1kHz INPUT TONE at 0dBFS (44.
PAGE 8
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted.
PAGE 9
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted.
PAGE 10
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. FFT with 1kHz INPUT TONE at 0dBFS (192kHz:32kHz) FFT with 1kHz INPUT TONE at –60dBFS (192kHz:32kHz) 0 –60 –20 –70 –80 –40 –90 –100 dBFS dBFS –60 –80 –100 –110 –120 –130 –120 –140 –140 –150 –160 –160 –170 –180 –180 0 2.5 5k 7.5k 10k 12.5k 15k 16k 0 5k 7.5k 10k 12.5k Frequency (Hz) FFT with 1kHz INPUT TONE at 0dBFS (192kHz:44.
PAGE 11
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. FFT with 1kHz INPUT TONE at 0dBFS (192kHz:96kHz) FFT with 1kHz INPUT TONE at –60dBFS (192kHz:96kHz) 0 –60 –20 –70 –80 –40 –90 –100 –80 dBFS dBFS –60 –100 –130 –120 –140 –140 –150 –160 –160 –170 –180 –180 10k 20k 30k 40k 48k 0 20k 30k 40k Frequency (Hz) FFT with 20kHz INPUT TONE at 0dBFS (44.1kHz:48kHz) FFT with 20kHz INPUT TONE at 0dBFS (48kHz:44.
PAGE 12
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. FFT with 80kHz INPUT TONE at 0dBFS (192kHz:192kHz) 0 0 –20 –20 –40 –40 –60 –60 –80 dBFS dBFS FFT with 20kHz INPUT TONE at 0dBFS (96kHz:48kHz) –100 –120 –120 –140 –140 –160 –160 –180 –180 0 5k 10k 15k 20k 24k 0 96k –120 Total Harmonic Distortion+Noise (dB) Total Harmonic Distortion+Noise (dB) 80k THD+N vs INPUT AMPLITUDE fIN = 1kHz (48kHz:44.
PAGE 13
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. THD+N vs INPUT AMPLITUDE fIN = 1kHz (44.1kHz:192kHz) THD+N vs INPUT AMPLITUDE fIN = 1kHz (192kHz:48kHz) –120 Total Harmonic Distortion+Noise (dB) Total Harmonic Distortion+Noise (dB) –120 –125 –130 –135 –140 –145 –150 –155 –160 –140 –120 –100 –80 –60 –40 –20 –140 –145 –150 –155 –120 –100 –80 –60 –40 –20 Input Amplitude (dBFS) THD+N vs INPUT FREQUENCY, 0dBFS INPUT (44.
PAGE 14
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. LINEARITY with fIN = 200Hz (48kHz:44.1kHz) 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 –140 Output Amplitude (dBFS) Output Amplitude (dBFS) LINEARITY with fIN = 200Hz (44.
PAGE 15
TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VDD = +3.3V, and VIO = +3.3V, unless otherwise noted. FREQUENCY RESPONE with 0dBFS INPUT 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 –140 dBFS Output Amplitude (dBFS) LINEARITY with fIN = 200Hz (192kHz:44.
PAGE 16
PRODUCT OVERVIEW A bypass mode is included, which allows audio data to be passed directly from the input port to the output port, bypassing the ASRC function. The bypass option is useful for passing through encoded or compressed audio data, or nonaudio control or status data. The SRC4192 and SRC4193 are asynchronous sample rate converters (ASRC) designed for professional audio applications.
PAGE 17
the SRC4192/4193 in Master mode. The input data is passed through interpolation filters which up-sample the data, which is then passed on to the re-sampler. The rate estimator compares the input and output sampling frequencies by comparing LRCKI, LRCKO, and a reference clock. The results include an offset for the FIFO pointer and the coefficients needed for re-sampling function. The output of the re-sampler is passed on to either the decimation filter or direct down-sampler function.
PAGE 18
AUDIO PORT MODES INPUT PORT OPERATION The SRC4192 and SRC4193 both support seven serial port modes, which are shown in Table 1. For the SRC4192, the audio port mode is selected using the MODE0 (pin 26), MODE1 (pin 27), and MODE2 (pin 28) inputs. For the SRC4193, the mode is selected using the MODE[2:0] bits in Control Register 1. The default mode setting for the SRC4193 is both input and output ports set to Slave mode.
PAGE 19
The bit clock is either an input or output at BCKI (pin 5). In slave mode, BCKI is configured as an input pin, and may operate at rates from 32fS to 128fS,with a minimum of one clock cycle per data bit. In Master mode, BCKI operates at a fixed rate of 64fS. The left/right word clock, LRCKI (pin 6), may be configured as an input or output pin. In Slave mode, LRCKI is an input pin, while in Master mode LRCKI is an output pin. In either case, the clock rate is equal to fS, the input sampling frequency.
PAGE 20
The bit clock is either input or output at BCKO (pin 25). In Slave mode, BCKO is configured as an input pin, and may operate at rates from 32fS to 128fS, with a minimum of one clock cycle for each data bit. The exception is the TDM mode, where the BCKO must operate at N x 64fS, where N is equal to the number of SRC4192 or SRC4193 devices included on the TDM interface.
PAGE 21
Set CS = 1 here to write one register or buffer location. Keep CS = 0 to enable auto-increment mode. CS Header Byte 0 CDIN Register or Buffer Data Byte 2 Byte 3 Byte 1 Byte N CCLK BYTE DEFINITION MSB BYTE 0: 0 LSB 0 0 0 0 A2 A1 A0 Register Address Set to 0. Set to 0. Byte 1: All 8 bits are Don’t Care. Set to 0 or 1. Bytes 2 through N: Register Data. All Bytes are written MSB first. FIGURE 8. SPI Port Protocol. tCFCS CS tCSCR tCDS CCLK tCDH CDATA FIGURE 9. SPI Port Timing.
PAGE 22
CONTROL REGISTER DEFINITIONS (SRC4193 ONLY) This section contains detailed descriptions for each control register. Reset defaults are also defined for each register bit.
PAGE 23
Register 2: Filter Control Register Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) 0 0 0 0 0 0 DFLT LGRP LGRP Low Group Delay This bit is used to select the number of input audio samples to be stored in the data buffer before the ASRC starts processing the audio data. LGRP DFLT Group Delay 0 Normal Delay, 64 samples. (Default) 1 Low Delay, 32 samples. Decimation Filtering / Direct Down-Sampling The DFLT bit is used to enable or disable the direct down-sampling function.
PAGE 24
Register 4: Digital Attenuation Register – Left Channel Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) AL7 AL6 AL5 AL4 AL3 AL2 AL1 AL0 Register defaults to 00HEX, or 0dB (unity gain). Output Attenuation (dB) = (–N x 0.5), where N = AL[7:0]DEC Register 5: Digital Attenuation Register – Right Channel Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) AR7 AR6 AR5 AR4 AR3 AR2 AR1 AR0 Register defaults to 00HEX, or 0dB (unity gain).
PAGE 25
Host (MCU, DSP) SRC4193 1 2 3 Reference Clock 4 5 6 7 8 9 10 11 12 13 14 Audio Input Device To/From Host or Control Logic RCKI NC NC CDATA CCLK CS SDIN BCKI LRCKI VIO DGND BYPAS NC NC NC RST MUTE BCKO LRCKO SDOUT VDD DGND TDMI NC NC NC RATIO RDY 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VDD = +3.3V VIO = +1.65V to VDD To Pin 7 10µF Audio Output Device To Pin 22 0.1µF 10µF 0.1µF To Pin 8 To Pin 21 FIGURE 11. Typical Connection Diagram for the SRC4193.
PAGE 26
Figure 13 shows the interface between the SRC4192 or SRC4193 output port and the DIT4096 or DIT4192 audio serial port. Once again, the VIO supplies for both the SRC4192/4193 and DIT4096/4192 are set to +3.3V for compatibility. Like the SRC4192 or SRC4193 output port, the DIT4096 and DIT4192 audio serial port may be configured as a Master or Slave.
PAGE 27
The frame rate is equal to the output sampling frequency, fs. The BCKO frequency for the TDM interface is N*64fs, where N is the number of devices included in the daisy chain. For Master mode, the output BCKO frequency is fixed to the reference clock (RCKI) input frequency.
PAGE 28
PIN COMPATIBILITY WITH THE ANALOG DEVICES AD1896 (SRC4192 ONLY) The SRC4192 is pin-and function-compatible with the AD1896 when observing the guidelines indicated in the following paragraphs. Power Supplies. To ensure compatibility, the VDD_IO and VDD_CORE supplies of the AD1896 must be set to +3.3V, while the VIO and VDD supplies of the SRC4192 must be set to +3.3V. Crystal Oscillator. The SRC4192 does not have an on-chip crystal oscillator.
PAGE 29
Revision History DATE REVISION PAGE SECTION 9/07 B 1 Front Page DESCRIPTION Added U.S. patent number to note (1). NOTE: Page numbers for previous revisions may differ from page numbers in the current version. SRC4192, SRC4193 SBFS022B www.ti.
PAGE 30
PACKAGE OPTION ADDENDUM www.ti.
PAGE 31
PACKAGE MATERIALS INFORMATION www.ti.com 11-Mar-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SRC4192IDBR SSOP DB 28 2000 330.0 16.4 8.1 10.4 2.5 12.0 16.0 Q1 SRC4193IDBR SSOP DB 28 2000 330.0 16.4 8.1 10.4 2.5 12.0 16.
PAGE 32
PACKAGE MATERIALS INFORMATION www.ti.com 11-Mar-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SRC4192IDBR SSOP DB 28 2000 346.0 346.0 33.0 SRC4193IDBR SSOP DB 28 2000 346.0 346.0 33.
PAGE 33
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 34
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.