Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsPCB design board

TAS2505

www.ti.com

SLAS778A –FEBRUARY 2013–REVISED FEBRUARY 2013

Digital Input Class-D Speaker Amplifier with Audio Processing and mono headphone

amplifier

Check for Samples: TAS2505

1 INTRODUCTION

1.1 Features 1.2 Applications

• Digital Input Mono Speaker Amp

• Portable Audio Devices

• Supports 8-kHz to 96-kHz Sample Rates

• White goods

• Mono Class-D BTL Speaker Driver (2 W Into

• Portable Navigation Devices

4 Ω or 1.7 W Into 8 Ω)

• Mono Headphone Driver

1.3 Description

• Two Single-Ended Inputs With Output Mixing

and Level Control

The TAS2505 is a low power digital input speaker

amp with support for 24-bit digital I2S data mono

• Embedded Power-on-Reset

playback.

• Integrated LDO

• Programmable Digital Audio Processing Blocks

In addition to driving a speaker amp upto 4-Ω, the

for Bass Boost, Treble, EQ With up to Six

device also features a mono headphone driver and a

Biquads for Playback

programmable digital-signal processing block. The

• Integrated PLL Used for Programmable Digital

digital audio data format is programmable to work

Audio Processing Blocks

with popular audio standard protocols (I

S, left/right-

• I

S, Left-Justified, Right-Justified, DSP, and

justified) in master, slave, DSP and TDM modes. The

TDM Audio Interfaces

programmable digital-signal processing block can

• I

C Control and SPI control with auto-increment

support Bass boost, treble, or EQ functions. An on-

• Full Power-Down Control

chip PLL provides the high-speed clock needed by

• Power Supplies:

the digital signal-processing block. The volume level

– Analog: 1.5 V–1.95 V

can be controlled by register control. The audio

– Digital Core: 1.65 V–1.95 V

functions are controlled using the I

C™ serial bus or

– Digital I/O: 1.1 V–3.6 V

SPI bus. The device includes an on-board LDO that

– Class-D: 2.7 V–5.5 V (SPKVDD ≥ AVDD)

runs off the speaker power supply to handle all

internal device analog and digital power needs. The

• 24-Pin QFN Package (4mm × 4mm)

included POR as power-on-resetcircuit reliably resets

the device into its default state so no external reset is

required at normal usage; however, the device does

have a reset pin for more complex system

initialization needs. The device also includes two

analog inputs for mixing and muxing in both speaker

and headphone analog paths.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C is a trademark of NXP B.V. Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to

specifications per the terms of the Texas Instruments standard warranty. Production

processing does not necessarily include testing of all parameters.

Summary of content (34 pages)

PAGE 1
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Digital Input Class-D Speaker Amplifier with Audio Processing and mono headphone amplifier Check for Samples: TAS2505 1 INTRODUCTION 1.1 Features • Digital Input Mono Speaker Amp • Supports 8-kHz to 96-kHz Sample Rates • Mono Class-D BTL Speaker Driver (2 W Into 4 Ω or 1.
PAGE 2
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. AINR 0 dB to -78 dB and Mute (Min 0.5 dB steps) AINL DAC Signal Proc. Mono 6 ' DAC Dig Vol 6 dB to +24 dB (6 dB steps) 0 dB to -78 dB and Mute (Min 0.
PAGE 3
TAS2505 www.ti.com 2.2 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Device Information DVSS DVDD IOVDD SCLK SDA/MOSI SCL/SSZ RGE PACKAGE (TOP VIEW) 24 23 22 21 20 19 18 GPIO/DOUT MISO AINL 3 16 MCLK AINR 4 15 BCLK HPOUT 5 14 WCLK AVSS 6 8 9 10 11 DIN 13 12 SPKP 7 SPKVSS 17 SPKVDD 2 SPKM RST LDO_SEL 1 AVDD SPI_SEL Table 2-1. RGE PIN FUNCTIONS PIN NAME NO.
PAGE 4
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com 3 ELECTRICAL SPECIFICATIONS 3.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) VALUE UNIT MIN MAX AVDD to AVSS –0.3 2.2 V DVDD to DVSS –0.3 2.2 V SPKVDD to SPKVSS –0.3 6 V IOVDD to IOVSS –0.3 3.9 V Digital input voltage IOVSS – 0.3 IOVDD + 0.3 V Analog input voltage AVSS – 0.3 AVDD + 0.
PAGE 5
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Recommended Operating Conditions (continued) over operating free-air temperature range (unless otherwise noted) MIN TA Operating free-air temperature 3.4 NOM –40 MAX 85 UNIT °C Electrical Characteristics At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V, fS (audio) = 48 kHz, CODEC_CLKIN = 256 × fS, PLL = Off PARAMETER TEST CONDITIONS MIN TYP MAX UNIT INTERNAL OSCILLATOR—RC_CLK Oscillator frequency 8.
PAGE 6
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com Electrical Characteristics (continued) At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V, fS (audio) = 48 kHz, CODEC_CLKIN = 256 × fS, PLL = Off PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Audio DAC – Stereo Single-Ended Headphone Output Load = 16Ω (single-ended), Input & Output CM = 0.
PAGE 7
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Electrical Characteristics (continued) At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.
PAGE 8
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com Electrical Characteristics (continued) At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V, fS (audio) = 48 kHz, CODEC_CLKIN = 256 × fS, PLL = Off PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ANALOG BYPASS TO CLASS-D SPEAKER AMPLIFIER Device Setup BTL measurement, DRIVER GAIN = 6 dB, LOAD = 4 Ω (DIFFERENTIAL), 50 pF, input signal frequency fi = 1 KHz Voltage Gain Input common-mode = 0.
PAGE 9
TAS2505 www.ti.com 3.5 3.5.1 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Timing Characteristics I2S/LJF/RJF Timing in Master Mode All specifications at 25°C, DVDD = 1.8 V Note: All timing specifications are measured at characterization but not tested at final test. WCLK tr td(WS) BCLK tf tS(DI) th(DI) DIN T0145-10 PARAMETER td(WS) ts(DI) th(DI) tr tf IOVDD = 1.8 V MIN MAX 45 8 8 25 25 WCLK delay DIN setup DIN hold Rise time Fall time IOVDD = 3.
PAGE 10
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com I2S/LJF/RJF Timing in Slave Mode 3.5.2 All specifications at 25°C, DVDD = 1.8 V Note: All timing specifications are measured at characterization but not tested at final test. WCLK tr th(WS) tS(WS) tH(BCLK) BCLK tL(BCLK) tf tS(DI) DIN th(DI) T0145-11 IOVDD = 1.
PAGE 11
TAS2505 www.ti.com 3.5.3 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 DSP Timing in Master Mode All specifications at 25°C, DVDD = 1.8 V Note: All timing specifications are measured at characterization but not tested at final test. WCLK td(WS) td(WS) tf BCLK tr tS(DI) DIN th(DI) T0146-09 IOVDD = 1.8 V MIN MAX 45 8 8 25 25 PARAMETER td(WS) ts(DI) th(DI) tr tf WCLK delay DIN setup DIN hold Rise time Fall time IOVDD = 3.3 V MIN MAX 45 6 6 10 10 UNIT ns ns ns ns ns Figure 3-3.
PAGE 12
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 3.5.4 www.ti.com DSP Timing in Slave Mode All specifications at 25°C, DVDD = 1.8 V Note: All timing specifications are measured at characterization but not tested at final test. WCLK tS(WS) tS(WS) th(WS) th(WS) tf tL(BCLK) BCLK tr tS(DI) tH(BCLK) DIN th(DI) T0146-10 IOVDD = 1.
PAGE 13
TAS2505 www.ti.com 3.5.5 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 I2C Interface Timing All specifications at 25°C, DVDD = 1.8 V Note: All timing specifications are measured at characterization but not tested at final test. SDA tBUF tLOW tr tHIGH tf tHD;STA SCL tHD;STA tSU;DAT tHD;DAT STO tSU;STO tSU;STA STA STA STO T0295-02 PARAMETER fSCL tHD;STA tLOW tHIGH tSU;STA tHD;DAT tSU;DAT tr tf tSU;STO tBUF Cb SCL clock frequency Hold time (repeated) START condition.
PAGE 14
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 3.5.6 www.ti.com SPI Interface Timing SS S t t Lead t t Lag td sck SCLK t sckl tf tr t sckh t v(DOUT) t dis MISO MSB OUT BIT 6 . . . 1 LSB OUT ta t hi t su MOSI MSB IN BIT 6 . . . 1 LSB IN Figure 3-6. SPI Interface Timing Diagram Timing Requirements At 25°C, DVDD = 1.8V Table 3-1. SPI Interface Timing PARAMETER TEST CONDITION IOVDD=1.8V MIN (1) IOVDD=3.
PAGE 15
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 4 Typical Performance 4.1 Class D Speaker Driver Performance 20 0 0 ±20 ±20 ±40 ±40 Amplitude (dB) Amlitude (dB) 20 ±60 ±80 ±100 ±80 ±100 ±120 ±120 ±140 ±140 ±160 ±160 ±180 ±180 0 4000 8000 12000 16000 Frequency (Hz) 20000 100 0 8000 12000 16000 20000 Frequency (Hz) C002 Figure 4-2. AINL To Speaker FFT Amplitude at 0 dBFS vs Frequency (4 Ω Load) 100.
PAGE 16
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com 90 80 Efficiency (%) 70 60 50 40 SPKVDD = 2.7 V SPKVDD = 3 V SPKVDD = 3.3 V SPKVDD = 3.6 V SPKVDD = 4.2 V SPKVDD = 5.5 V 30 20 10 0 0 200 400 600 800 1000 1200 1400 1600 1800 Output Power (mWatt) C007 Figure 4-7.
PAGE 17
TAS2505 www.ti.com 4.2 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 HP Driver Performance 20 0 0 ±20 ±20 ±40 ±40 Amplitude ( dB) Amplitude ( dB) 20 ±60 0dBFS ±80 ±100 ±120 ±60 ±100 ±120 ±140 ±140 ±160 ±160 ±180 ±180 0 4000 8000 12000 16000 20000 Frequency (Hz) 0 ±10 ±20 ±20 ±30 ±30 THDN (dB) ±10 ±50 CM=0.75V,AVDD=1.5V ±60 CM=0.75V,AVDD=1.8V 12000 ±40 CM=0.75V, Series4 AVDD=1.95V ±70 CM=0.9V, Series5 AVDD=1.8V ±80 CM=0.9V, Series6 AVDD=1.95V CM=0.
PAGE 18
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com 5 Application Overview The TAS2505 offers a wide range of configuration options. Figure 1-1 shows the simplified functional blocks of the device. 5.1 Typical Circuit Configuration +1.8VA SVDD IOVDD 22PF 2.7k 0.1PF 0.1PF 22PF 2.7k AVSS AVDD LDO_SEL SPKVSS SPKVDD GPIO/DOUT HOST PROCESSOR SDA/MOSI SCL/SSZ 8-: or 4-: Speaker MCLK SPKP SPKM TAS2505 WCLK DIN BCLK Headphone jack RST HPOUT 0.
PAGE 19
TAS2505 www.ti.com 5.2 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Circuit Configuration with Internal LDO SVDD IOVDD 22PF 2.7k 0.1PF 10PF 0.1PF 0.1PF 22PF 2.7k AVSS AVDD DVSS DVDD LDO_SEL SPKVSS SPKVDD GPIO/DOUT HOST PROCESSOR SDA/MOSI SCL/SSZ 8-: or 4-: Speaker MCLK WCLK DIN SPKP SPKM TAS2505 BCLK Headphone jack RST HPOUT 0.1PF 47PF AINL AINR Analog Input 0.1PF MISO SCLK SPI_SEL IOVDD IOVSS IOVDD 0.1PF 10PF Figure 5-2. Application Schematics for LDO 5.3 5.3.
PAGE 20
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 5.3.3 www.ti.com Multifunction Pins Table 5-1 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO). Table 5-1.
PAGE 21
TAS2505 www.ti.com 5.5.1 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Analog Inputs AINL and AINR AINL (pin 3 or C2) and AINR (pin 4 or B2) are inputs to Mixer P and Mixer M along with the DAC output. Also AINL and AINR can be configured inputs to HP driver. Page1 / register 12 provides control signals for determining the signals routed through Mixer P, Mixer M and HP driver.
PAGE 22
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com The signal-processing blocks available are: • First-order IIR • Scalable number of biquad filters The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. Table 5-2.
PAGE 23
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Table 5-3. AVDD LDO Settings Page-1, Register 2, D(5:4) LDO Output 00 1.8 V 01 1.6 V 10 1.7 V 00 1.5 V For more detailed information see the TAS2505 Application Reference Guide (SLAU472). 5.6.5 POR TAS2505 has a POR (Power On Reset) function. This function insures that all registers are automatically set to defaults when a proper power up sequence is executed.
PAGE 24
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com 5.6.7.2.1 I2C Control Mode The TAS2505 supports the I2C control protocol, and will respond to the I2C address of 0011 000. I2C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH.
PAGE 25
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 6 Register Map 6.1 Register Map Summary Table 6-1. Summary of Register Map Decimal Hex DESCRIPTION PAGE NO. REG. NO. PAGE NO. REG. NO.
PAGE 26
TAS2505 SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 www.ti.com Table 6-1. Summary of Register Map (continued) Decimal Hex DESCRIPTION PAGE NO. REG. NO. PAGE NO. REG. NO.
PAGE 27
TAS2505 www.ti.com SLAS778A – FEBRUARY 2013 – REVISED FEBRUARY 2013 Table 6-1. Summary of Register Map (continued) Decimal Hex DESCRIPTION PAGE NO. REG. NO. PAGE NO. REG. NO.
PAGE 28
PACKAGE OPTION ADDENDUM www.ti.
PAGE 29
PACKAGE MATERIALS INFORMATION www.ti.com 8-May-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TAS2505IRGET Package Package Pins Type Drawing VQFN RGE 24 SPQ 250 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 180.0 12.4 Pack Materials-Page 1 4.25 B0 (mm) K0 (mm) P1 (mm) 4.25 1.15 8.0 W Pin1 (mm) Quadrant 12.
PAGE 30
PACKAGE MATERIALS INFORMATION www.ti.com 8-May-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TAS2505IRGET VQFN RGE 24 250 210.0 185.0 35.
PAGE 31
PAGE 32
PAGE 33
PAGE 34
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.