Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsPCB design board

User's Guide

SLLU095A – April 2007 – Revised April 2008

TAS5142DDV6EVM2

This user’s guide describes the operation of the evaluation module for the TAS5142 digital amplifier power

output stage using the TAS5086 digital audio PWM processor from Texas Instruments. The user’s guide

also provides measurement data and design information, including schematic, BOM, and PCB layout.

Contents

1 Overview ...................................................................................................................... 2

2 Quick Setup Guide........................................................................................................... 6

3 Protection ..................................................................................................................... 9

4 TAS5142DDV6EVM2 Performance ...................................................................................... 10

5 Related Documentation from Texas Instruments ...................................................................... 16

Appendix A Design Documents ............................................................................................... 17

List of Figures

1 Integrated PurePath Digital Amplifier System ............................................................................ 4

2 Physical Structure for the TAS5142DDV6EVM2 (Approximate Layout) .............................................. 5

3 TAS5086 GUI Window ...................................................................................................... 7

4 THD+N vs Power (4 Ω ) .................................................................................................... 11

5 THD+N vs Power (6 Ω ) .................................................................................................... 11

6 THD+N vs Power (8 Ω ) .................................................................................................... 12

7 THD+N vs Frequency (4 Ω ) ............................................................................................... 12

8 THD+N vs Frequency (6 Ω ) ............................................................................................... 12

9 THD+N vs Frequency (8 Ω ) ............................................................................................... 12

10 FFT Spectrum With –60 dBFS Tone .................................................................................... 13

11 Idle Noise FFT Spectrum .................................................................................................. 13

12 Channel Separation ........................................................................................................ 13

13 Frequency Response ...................................................................................................... 13

14 High Current Protection ................................................................................................... 14

15 Pop/Click .................................................................................................................... 14

16 Output Stage Efficiency ................................................................................................... 15

A-1 TAS5142DDV6EVM2 Schematic (Sheet 1 of 7) ....................................................................... 17

A-2 TAS5142DDV6EVM2 Schematic (Sheet 2 of 7) ....................................................................... 18

A-3 TAS5142DDV6EVM2 Schematic (Sheet 3 of 7) ....................................................................... 19

A-4 TAS5142DDV6EVM2 Schematic (Sheet 4 of 7) ....................................................................... 20

A-5 TAS5142DDV6EVM2 Schematic (Sheet 5 of 7) ....................................................................... 21

A-6 TAS5142DDV6EVM2 Schematic (Sheet 6 of 7) ....................................................................... 22

A-7 TAS5142DDV6EVM2 Schematic (Sheet 7 of 7) ....................................................................... 22

A-8 Component Layout ......................................................................................................... 26

A-9 Solder Side .................................................................................................................. 27

A-10 Component Side ............................................................................................................ 28

A-11 Component Placement .................................................................................................... 29

A-12 Silkscreen ................................................................................................................... 30

A-13 Heat Sink .................................................................................................................... 31

PurePath Digital, Equibit are trademarks of Texas Instruments.

Pozidriv is a trademark of American Screw Company.

Windows is a trademark of Microsoft Corporation.

All other trademarks are the property of their respective owners.

SLLU095A – April 2007 – Revised April 2008 TAS5142DDV6EVM2 1

Submit Documentation Feedback

Summary of content (34 pages)

PAGE 1
User's Guide SLLU095A – April 2007 – Revised April 2008 TAS5142DDV6EVM2 This user’s guide describes the operation of the evaluation module for the TAS5142 digital amplifier power output stage using the TAS5086 digital audio PWM processor from Texas Instruments. The user’s guide also provides measurement data and design information, including schematic, BOM, and PCB layout. Contents 1 Overview ..................................................................................................................
PAGE 2
Overview A-14 www.ti.com Engineering Change Order ............................................................................................... 32 List of Tables 1 2 3 4 5 6 7 8 9 A-1 1 TAS5142DDV6EVM2 Specification ....................................................................................... 2 Recommended Supply Voltages ........................................................................................... 6 TAS5142 Warning/Error Signal Decoding .....................................
PAGE 3
Overview www.ti.com This 5.1 system is designed for home theater applications such as A/V receivers, DVD receivers, DVD mini-component systems, or home theater in a box (HTIB). This document covers EVM specifications, audio performance, power efficiency measurement graphs, and design documentation that includes schematics, parts list, layout, and mechanical design. J001 The EVM is delivered with cables and input-USB board to connect to an input source and be controlled from a PC. 1.
PAGE 4
Overview www.ti.com POWER SUPPLY Channel 1 (BTL) 8-Channel Analog Input TAS5142 Channel 2 (BTL) USB Interface Channel 3 (BTL) Control Interface TAS5086 TAS5142 Channel 4 (BTL) 2 I C Bus Optical and Coaxial S/PDIF Input Input-USB board Channel 5 (BTL) 2 I S Bus TAS5142 Channel 6 (BTL) TAS5142DDV6EVM2 Module B0228-01 Figure 1.
PAGE 5
Overview www.ti.com 1.2 PCB Key Map Physical structure for the TAS5142DDV6EVM2 is illustrated in Figure 2. J102 PSU Interface (J900) 2-Channel Power Stage TAS5142 3.3-V Regulator Control Interface (J40) J104 J106 Speaker Outputs 2-Channel Power Stage TAS5142 2-Channel Power Stage TAS5142 TAS5086 Speaker Outputs J103 Gate Drive Regulator Input Signal Interface (J60) PSU Interface (J901) J105 5-V Regulator J101 M0078-01 Figure 2.
PAGE 6
Quick Setup Guide 2 www.ti.com Quick Setup Guide This chapter describes the TAS5142DDV6EVM2 board regarding power supplies and system interfaces. The chapter provides information on handling and unpacking, absolute operating conditions, and a description of the factory default switch and jumper configuration. This chapter provides a step-by-step guide to configuring the TAS5142DDV6EVM2 for device evaluation. 2.
PAGE 7
Quick Setup Guide www.ti.com Note: 2.4 The length of the power-supply cable must be minimized. Increasing the length of the PSU cable increases the distortion for the amplifier at high output levels and low frequencies. Speaker Connection CAUTION Both positive and negative speaker outputs are floating and may not be connected to ground (e.g., through an oscilloscope). 2.5 GUI Software Installation The TAS5086 GUI provides easy control of all registers in TAS5086.
PAGE 8
Quick Setup Guide www.ti.com From the files menu, load the configuration file: TAS5142DDV6EVM2 Configuration (2.00).cfg The file is located on the PurePath CD-ROM. This file contains all settings for a default setup of the EVM. For easy access of the file, it is recommended to copy the file into the directory where the GUI is installed. Default is C:\Program Files\Texas Instruments Inc\TAS5086\.
PAGE 9
Protection www.ti.com 3 Protection This chapter describes the short-circuit protection and fault reporting circuitry of the TAS5142 device. 3.1 Short-Circuit Protection and Fault Reporting Circuitry The TAS5142 is a self-protecting device that provides fault reporting (including high-temperature protection and short-circuit protection).
PAGE 10
TAS5142DDV6EVM2 Performance 4 www.ti.com TAS5142DDV6EVM2 Performance Table 4. General Test Conditions General Test Conditions Notes Output stage supply voltage 32 V Laboratory power supply (EA-PS 7065-10A) System supply voltage 15 V 4Ω Load Impedance Input signal 1-kHz sine Sampling frequency 48 kHz Gain setting in TAS5086 0 dB AES17 and AUX-0025 Measurement filter TI input-USB board Input-USB Rev 9 S/N:898 EVM configuration file Ver 2.00 TAS5142DDV6EVM2 Configuration (2.00).cfg Table 5.
PAGE 11
TAS5142DDV6EVM2 Performance www.ti.com Table 7. Audio Performance Audio Performance Notes/Conditions THD+N, 4 Ω 1W < 0.08% 1 kHz THD+N, 4 Ω 10 W < 0.15% 1 kHz THD+N, 4 Ω 80 W < 0.25% 1 kHz Dynamic range > 105 dB Ref: rated power, A-weighted, AES17 filter, 6-ch average < 85 µVrms A-weighted, AES17 Noise voltage Click/pop < 20 mV Mute/unmute, no signal, 4 Ω Channel separation > 58 dB 1 kHz ±1 dB 80 W/4 Ω, unclipped (0 dBFS) Frequency response: Table 8.
PAGE 12
TAS5142DDV6EVM2 Performance www.ti.com 20 20 Gain = 2.5 dB 10 5 5 2 2 1 1 THD + N – % THD + N – % 10 0.5 0.2 0.1 77 W 0.5 0.2 0.1 10 W 0.05 0.05 0.02 0.02 0.01 0.01 0.005 0.003 0.005 0.003 0.2 0.5 1 5 2 10 20 50 100 20 Power – W 20 20 10 10 5 5 2 2 1 1 58 W 0.2 0.1 0.05 2k 5k 10k 20k G004 0.5 46 W 0.2 0.1 0.05 0.02 0.01 0.02 1W 1W 0.01 0.005 0.003 10 W 0.005 0.003 20 50 100 200 500 1k 2k 5k 10k 20k f – Frequency – Hz Figure 8.
PAGE 13
TAS5142DDV6EVM2 Performance www.ti.com 0 0 VREF = 18.3 V FFT Size = 16k –10 –20 –20 –30 –30 –40 –40 –50 –50 –60 –60 –70 dBr A dBr A VREF = 18.3 V FFT Size = 16k –10 –80 –90 –70 –80 –90 –100 –100 –110 –120 –110 –130 –120 –140 –130 –150 –140 0 2 4 6 8 10 12 14 16 18 20 f – Frequency – kHz 0 22 10 20 30 40 50 60 70 80 f – Frequency – kHz G007 Figure 10. FFT Spectrum With –60 dBFS Tone G008 Figure 11.
PAGE 14
Peak Current – A TAS5142DDV6EVM2 Performance www.ti.com 20 17.5 15 12.5 10 7.5 5 2.5 0 –2.5 –5 –7.5 –10 –12.5 –15 –17.5 –20 RL = 1 W 0 500m 1m 1.5m 2m 2.5m 3m t – Time – s G011 Figure 14. High Current Protection No input signal is applied. Load is 4 Ω. 20 16 12 Voltage – V 8 4 0 –4 –8 –12 –16 RL = 4 W –20 0 500m 1m 1.5m 2m 2.5m t – Time – s 3m 3.5m 4m G012 Figure 15.
PAGE 15
TAS5142DDV6EVM2 Performance www.ti.com Efficiency is tested with 2 channels loaded at 4 Ω. The board has been preheated for 1 hour at 1/8 output power. 100 RL = 4 W 90 80 Efficiency – % 70 60 50 40 30 20 10 0 0 20 40 60 80 100 120 140 160 180 200 220 PO – 2-CH Output Power – W G013 Figure 16.
PAGE 16
Related Documentation from Texas Instruments 5 www.ti.com Related Documentation from Texas Instruments The following table contains a list of data manuals that have detailed descriptions of the integrated circuits used in the design of the TAS5142DDV6EVM2. The data manuals can be obtained at the URL http://www.ti.com. 5.1 Literature Number TAS5086 SLES131 TAS5142 SLES126 TPS3825-33 SLVS165 TPS76433 SLVS180 UA78M12 SLVS059 Additional Documentation 1. 2. 3. 4. 5. 6. 7. 8. 9.
PAGE 17
TAS5142DDV6EVM2 Mass Market Evaluation Module A799-SCH-001.DSN 5.00 21.Nov. 2006 Tomas Bruunshuus (tbs@ti.com), Jonas Holm (jlh@ti.com) SLLU095A – April 2007 – Revised April 2008 Submit Documentation Feedback 6 x 4 ohm Speaker Loads +32V H-Bridge and +15V System Power Supplies 6 x 100W/4ohm (BTL) - all 10% THD+N 100dB Dynamic Range Setup: Performance: Copyright 2005 Texas Instruments, Inc - All rights reserved - The TI and PurePath Digital logos are trademarks of Texas Instruments.
PAGE 18
J60 J40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 GND GND R45 10k R48 10k R46 10k R47 10k R69 10k R70 10k R71 10k R72 10k R73 10k R68 10k R67 10k +5V 1 2 R43 10k 1 R44 10k 1 2 1 2 34 pins IDC Box header 16 pins IDC Box header 1 1 2 2 1 1 2 1 2 2 1 2 R58 47R 1 1 47R 2 47R 2 47R 2 47R 2 47R 2 47R 2 47R 2 R75 1 R61 1 R62 1 R63 1 R64 1 R65 1 R66 1 2 47R R57 1 47R 2 R56 1 2
PAGE 19
M2 L L H H M1 L H L H Type 2xBTL 2xBTL 2xBTL 1xPBTL Mode Table GVDD VDD /RESET_CD /RESET_AB /SD /TW Description Full Protection, 2N+2 mode No OLP - Latching Shutdown, 2N + 2, No Pulse Stretcher Full Protection, 1N + 2 mode Full Protection, 1N + 2 mode (PBTL) GND PWM_A GND C104 100nF 0603 PWM_C C102 100nF 0603 R105 22k 0603 2 1 GND 1 2 1 2 GVDD 1 2 C101 100nF 0603 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 GND_B OUT_B PWM_B OC_ADJ OUT_D RESET_CD
PAGE 20
/SD M2 L L H H M1 L H L H Type 2xBTL 2xBTL 2xBTL 1xPBTL Mode Table GVDD VDD /RESET_CD /RESET_AB Description Full Protection, 2N+2 mode No OLP - Latching Shutdown, 2N + 2, No Pulse Stretcher Full Protection, 1N + 2 mode Full Protection, 1N + 2 mode (PBTL) GND PWM_A GND C204 100nF 0603 PWM_C C202 100nF 0603 R205 22k 0603 2 1 GND 1 2 1 2 /TW 1 2 C201 100nF 0603 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 GND_B OUT_B PWM_B OC_ADJ OUT_D RESET_CD GND C
PAGE 21
M2 L L H H M1 L H L H Type 2xBTL 2xBTL 2xBTL 1xPBTL Mode Table GVDD VDD /RESET_CD /RESET_AB /SD /TW Description Full Protection, 2N+2 mode No OLP - Latching Shutdown, 2N + 2, No Pulse Stretcher Full Protection, 1N + 2 mode Full Protection, 1N + 2 mode (PBTL) GND PWM_A GND C304 100nF 0603 PWM_C C302 100nF 0603 R305 22k 0603 2 1 GND 1 2 1 2 GVDD 1 2 C301 100nF 0603 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 GND_B OUT_B PWM_B OC_ADJ OUT_D RESET_CD
PAGE 22
SCREW635 M3x6 WASHER635 M3 SCREW634 M3x6 WASHER634 M3 M3x10 M3 M3 M3x10 WASHER631 WASHER630 STANDOFF635 M3x6 M3x6 STANDOFF634 SCREW631 SCREW630 TIC-HSINK-044_2.00 HEATSINK630 M3x10 STANDOFF636 M3 WASHER636 M3x6 SCREW636 M3 WASHER632 M3x6 SCREW632 HEAT SINK M3x10 STANDOFF637 M3 WASHER637 M3x6 SCREW637 M3 WASHER633 M3x6 SCREW633 MH603 1 MH602 1 MH601 1 MH600 1 MH607 1 MH606 1 MH605 1 MH604 1 GND A799-PCB-001_4.
PAGE 23
TAS5142DDV6EVM2 Parts List www.ti.com A.2 TAS5142DDV6EVM2 Parts List Table A-1.
PAGE 24
TAS5142DDV6EVM2 Parts List www.ti.com Table A-1. Parts List (continued) Part Reference QTY Decription Manufacture First MFR P/N R10 R11 2 220-Ω, 100-mW 5% 0603 metal film resistor BC Components DCT 0603 5% 220R R18 1 18.
PAGE 25
TAS5142DDV6EVM2 PCB Specification (Version 4.00) www.ti.com A.3 TAS5142DDV6EVM2 PCB Specification (Version 4.00) Board identification: A799-PCB-001(4.00) Board type: Double-sided plated-through board Laminate type: FR4 Laminate thickness: 1,6 mm Copper thickness: 70 µm (incl.
PAGE 26
TAS5142DDV6EVM2 PCB Layers A.4 www.ti.com TAS5142DDV6EVM2 PCB Layers K001 Figure A-8.
PAGE 27
TAS5142DDV6EVM2 PCB Layers www.ti.com K002 Figure A-9.
PAGE 28
TAS5142DDV6EVM2 PCB Layers www.ti.com K003 Figure A-10.
PAGE 29
TAS5142DDV6EVM2 PCB Layers www.ti.com K004 Figure A-11.
PAGE 30
TAS5142DDV6EVM2 PCB Layers www.ti.com K005 Figure A-12.
PAGE 31
Heat Sink Drawing www.ti.com A.5 Heat Sink Drawing A 2,0 mm [5plcs] 6,5 mm [4plcs] 38,1 mm 7,0 mm 3,0 mm 0,0 mm 1,6 mm 0,0 mm 11,5 mm 14,0 mm 22,0 mm 24,5 mm 36,0 mm A Cross section A-A 5,0 mm 1,02 mm ± 0,01 mm 0 mm 0 mm 16,9 mm 20,9 mm 38,3 mm 46,3 mm 42,3 mm 63,7 mm 71,7 mm 67,7 mm 89,1 mm 93,1 mm 110,0 mm Flatness: 0.001 MACHINE THESE EDGES AFTER ANODIZING PROFILE: TIC-HSINK-043 profile (1.
PAGE 32
Engineering Change Order A.6 www.ti.com Engineering Change Order Figure A-14.
PAGE 33
EVALUATION BOARD/KIT IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards.
PAGE 34
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.