Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - I/O extensions POR I²C, SMBus 400 kHz UCSP 16

1 2 3 4

TCA7408

www.ti.com

SCPS235B –NOVEMBER 2011–REVISED MARCH 2013

Low-Voltage 8-Bit I

C and SMBus I/O Expander with Interrupt Output, RESET, I/O

Direction Registers, and Programmable Pull-up/Pull-down

Check for Samples: TCA7408

FEATURES

• Programmable Edge Detection for Generating

Interrupts

• Operating Power-Supply Voltage Range of

• Interrupt Latching

1.65V to 3.6V

• Software Reset

• Allows Bidirectional Voltage-Level Translation

and GPIO Expansion Between:

• Input/Output Direction Register

– 1.8V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO

• Power Up With All Channels Configured as

port

Inputs

– 2.5V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO

• No Glitch On Power Up

port

• Latched Outputs With High-Current Drive

– 3.3V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO

Maximum Capability for Directly Driving LEDs

port

• Latch-Up Performance Exceeds 100 mA Per

– 5V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO port

JESD 78, Class II

• Standby Current Consumption of <2 µA at 1.8V

• ESD Protection Exceeds JESD 22

• Active Current Consumption of:

– 2000-V Human-Body Model (A114-A)

– <2 µA at 1.8V 100 kHz clock

– 1000-V Charged-Device Model (C101)

– <5 µA at 1.8V 400 kHz clock

ZSZ PACKAGE

• 100-kHz, 400-kHz Fast Mode

(TOP THROUGH VIEW)

• Internal Power-On-Reset and Watchdog Timer

• Fail safe I

C, INT, and RESET lines

• Noise Filter on SCL/SDA and Inputs

• Schmitt-Trigger Action Allows Slow Input

Transition and Better Switching Noise

Immunity at the SCL and SDA Inputs

– V

hys

= 0.18V Typ at 1.8V

– V

hys

= 0.25V Typ at 2.5V

1 2 3 4

– V

hys

= 0.33V Typ at 3.3V

A GND GPIO7 GPIO6 GPIO5

• Active-Low Reset (RESET) Input

B V

CCI

CCP

ADDR GPIO4

• Open-Drain Active-Low Interrupt (INT) Output

C SDA INT RESET GPIO3

• Automatic power save mode

D SCL GPIO0 GPIO1 GPIO2

• Programmable Pull-up/Pull-down Resistors for

GPIO Inputs

DESCRIPTION

This 8-bit I/O expander for the two-line bidirectional bus (I

C) is designed to provide general-purpose remote I/O

expansion via the I

C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide V

range. It can operate from 1.65V to 3.6V on the GPIO-port side

and 1.65V to 5.5V on the SDA/SCL side. This allows the TCA7408 to interface with next-generation

microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve

power.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (27 pages)

PAGE 1
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 Low-Voltage 8-Bit I2C and SMBus I/O Expander with Interrupt Output, RESET, I/O Direction Registers, and Programmable Pull-up/Pull-down Check for Samples: TCA7408 FEATURES 1 • • • • • • • • • • • • • Operating Power-Supply Voltage Range of 1.65V to 3.6V Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between: – 1.8V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO port – 2.5V SCL/SDA and 1.8V, 2.5V, 3.3V GPIO port – 3.
PAGE 2
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. DESCRIPTION (CONTINUED) The bidirectional voltage-level translation in the TCA7408 is provided through VCCI. VCCI should be connected to the VCC of the external SCL/SDA lines. This indicates the VCC level of the I2C bus to the TCA7408.
PAGE 3
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 DEVICE INFORMATION TOP THROUGH VIEW A B C D 1 2 3 4 GND VCCI SDA SCL GPIO7 VCCP INT GPIO0 GPIO6 ADDR RESET GPIO1 GPIO5 GPIO4 GPIO3 GPIO2 PIN FUNCTIONS µCSP (ZSZ) PIN NO. DESCRIPTION NAME B1 VCCI Supply voltage of I2C bus. Connect directly to the VCCI of the external I2C master. Provides voltage level translation. B3 ADDR Address input. Connect directly to VCCI or ground. C3 RESET Active-low reset input.
PAGE 4
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com SIMPLIFIED LOGIC DIAGRAM (POSITIVE LOGIC) PDZ / PU Register Data From Shift Reg. D PD/PU Data Q OFF QZ Write PD/PU PULL ENAB Register Data From Shift Reg. D VDD PULL ENAB Data Q OFF Write PULL ENAB Q3 QZ OUT STATE Register Data From Shift Reg. D D1 Q1 ESD Protection Diode OUT STATE Data R1 Q 100k OFF Write OUT STATE QZ GPIO OUT HIGHZ Register Data From Shift Reg.
PAGE 5
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master. Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.
PAGE 6
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.
PAGE 7
TCA7408 www.ti.
PAGE 8
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com Register 07h – Output High-Impedance The Output High-Impedance Register determines whether pins set as output are enabled or high-impedance • When a bit in this register is set to 0, the corresponding GPIO-port output state follows register the output port register (05h). • When a bit in this register is set to 1, the corresponding GPIO-port output is set to high-impedance.
PAGE 9
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 Register 0Fh – Input Status Register The Input Status Register reflects the incoming logic levels of the GPIOs set as inputs. • The default value, X, is determined by the externally applied logic level. • It only acts on read operation. Attempted writes to this register have no effect. • For GPIOs set as outputs this register will read HIGH.
PAGE 10
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com INTERRUPT (INT) OUTPUT An interrupt is generated by a rising or falling edge of the port inputs in the input mode. After time tiv, the signal INT is valid. Resetting the interrupt circuit is achieved by reading the Interrupt Status Register. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.
PAGE 11
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 Reads The bus master first must send the TCA7408 address with the LSB set to a logic 0. The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA7408. Data is clocked into the register on the rising edge of the ACK clock pulse. Figure 6.
PAGE 12
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com ABSOLUTE MAXIMUM RATINGS (1) (2) (3) VCCI VCCP Supply voltage range MIN MAX –0.3 6 –0.3 4 –0.
PAGE 13
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 ELECTRICAL CHARACTERISTICS VCCI VCCP MIN VIK Input diode clamp voltage PARAMETER II = –18 mA TEST CONDITIONS 1.65 V to 5.5 V 1.65 V to 3.6 V –1.2 VPOR Power-on reset voltage (1) VI = VCCP or GND, IO = 0 1.65 V to 3.6 V 1.65 V to 3.6 V 1.65 V 1.65 V 1.2 2.3 V 2.3 V 1.8 3V 3V 2.6 1.65 V 1.65 V 1.1 2.3 V 2.3 V 1.7 3V 3V 2.5 1.65 V 1.65 V 0.45 2.3 V 2.3 V 0.25 3V 3V 0.25 1.65 V 1.65 V 0.6 2.3 V 2.
PAGE 14
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com I2C INTERFACE TIMING REQUIREMENTS (continued) STANDARD MODE I2C BUS PARAMETER MIN tsds tsdh I2C serial data setup time 2 I C serial data hold time FAST MODE I2C BUS MAX MIN UNIT MAX 250 100 ns 0 0 ns 2 ticr I C input rise time 1000 20 + 0.1Cb 300 ticf I2C input fall time 300 20 + 0.1Cb 300 ns tocf I2C output fall time; 10 pF to 400 pF bus 300 20 + 0.
PAGE 15
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 PARAMETER MEASUREMENT INFORMATION NOTE: CL includes probe and jig capacitance. tocf is measured with CL of 10 pF or 400 pF. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. All parameters and waveforms are not applicable to all devices. Figure 8.
PAGE 16
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) NOTE: CL includes probe and jig capacitance. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. All parameters and waveforms are not applicable to all devices. Figure 9.
PAGE 17
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 PARAMETER MEASUREMENT INFORMATION (continued) NOTE: CL includes probe and jig capacitance. tpv is measured from 0.7 × VCC on SCL to 50% I/O (Pn) output. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. The outputs are measured one at a time, with one transition per measurement. All parameters and waveforms are not applicable to all devices. Figure 10.
PAGE 18
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) NOTE: CL includes probe and jig capacitance. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. The outputs are measured one at a time, with one transition per measurement. I/Os are configured as inputs. All parameters and waveforms are not applicable to all devices. Figure 11.
PAGE 19
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 APPLICATION INFORMATION POWER-ON RESET REQUIREMENTS In the event of a glitch or data corruption, TCA7408 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application. The two types of power-on reset are shown in the figures below: Figure 12.
PAGE 20
TCA7408 SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 www.ti.com Figure 15. VPOR The table below specifies the performance of the power-on reset feature for TCA7408 for both types of power-on reset. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES AT TA = 25°C (1) PARAMETER DESCRIPTION MAX UNIT 1 100 ms Rise rate 0.
PAGE 21
TCA7408 www.ti.com SCPS235B – NOVEMBER 2011 – REVISED MARCH 2013 REVISION HISTORY Changes from Revision A (November 2012) to Revision B • Page Reverted document back to previous version. .....................................................................................................................
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 PACKAGING INFORMATION Orderable Device Status (1) TCA7408ZSZR ACTIVE Package Type Package Pins Package Drawing Qty uCSP ZSZ 16 2500 Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Green (RoHS & no Sb/Br) 0.5NI | 0.2AU Level-2-260C-1 YEAR Op Temp (°C) Device Marking (4/5) -40 to 85 ZUQ (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TCA7408ZSZR Package Package Pins Type Drawing uCSP ZSZ 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 8.4 Pack Materials-Page 1 2.18 B0 (mm) K0 (mm) P1 (mm) 2.18 0.7 4.0 W Pin1 (mm) Quadrant 8.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TCA7408ZSZR uCSP ZSZ 16 2500 338.1 338.1 20.
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.