Datasheet


SLAS284A – AUGUST 2000 – REVISED DECEMBER 2002
www.ti.com
23
Read Timing (using RD, RD-controlled)
Figure 32 shows the read-timing behavior when the WR
(R/W) input is programmed as a write-input only. The input
RD acts as the read-input in this configuration. This timing is called RD-controlled because RD is the last external
signal of CS0, CS1, and RD which becomes valid.
90%90%
90%
10%
t
w(RD)
t
su(CS)
t
h(CS)
t
a
t
h
t
d(CSDAV)
CS0
CS1
WR
RD
D(0–9)
DATA_AV
10%
Figure 32. Read Timing Diagram Using RD (RD-controlled)
Read Timing Parameter (RD-controlled)
PARAMETER MIN TYP MAX UNIT
t
su(CS)
Setup time, RD low to last CS valid 0 ns
t
a
Access time, last CS valid to data valid 0 10 ns
t
d(CSDAV)
Delay time, last CS valid to DATA_AV inactive 12 ns
t
h
Hold time, first CS invalid to data invalid 0 5 ns
t
h(CS)
Hold time, RD change to first CS invalid 5 ns
t
w(RD)
Pulse duration, RD active 10 ns