Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - telecommunication Serial VQFN 32

IN+

IN-

+12V

33nF

10.2W

THS6226

1:1.4

100kW

+12V

CLK

DATA

1 Fm

OUTD

OUTC

IND

INC

VLL_CD

VHH_CD

CAPL_CD

CAPH_CD

FBC

FBD

Line:

100W

THS6226

www.ti.com

SBOS499C –JANUARY 2011–REVISED APRIL 2011

Gated-Class H, Dual-Port VDSL2 Line Driver

Check for Samples: THS6226

FEATURES

DESCRIPTION

The THS6226 is a dual-port, class H,

• Digitally-Adjustable Quiescent Current:

current-feedback architecture, differential line driver

7.6mA to 23.0mA

amplifier system ideal for xDSL systems. The device

• 1.0mA Bias Current Step

is targeted for use in very-high-bit-rate digital

• Independent Voltage Boost and Main Line

subscriber line 2 (VDSL2) line driver systems that

enable native DTM signals while supporting greater

Driver Disable

than +20.5dBm line power (up to 8.5MHz) with good

• Low-Power Line Termination Mode

linearity, supporting the G.993.2 VDSL2 8b profile. It

• Full Capacitor Recharge: 3ms

is also fast enough to support central-office

• Low Input Voltage Noise Density:

transmission of +14.5dBm line power up to 30MHz.

6.3 nV/√Hz Input-Referred Voltage Noise

The unique architecture of the THS6226 allows

• Low MTPR Distortion:

quiescent current to be minimal while still achieving

70dB with +19.8dBm G.993.2—Profile 8b

very high linearity. Differential distortion, under full

bias conditions, is –91dBc at 1MHz and reduces to

• –91dBc HD3 (1MHz, 60Ω Differential)

only –75dBc at 5MHz. Fixed multiple bias settings of

• High Output Current: (383mA into 60Ω)

the amplifiers offer enhanced power savings for line

• Wide Output Swing: 40V

(+12V, 60Ω

lengths where the full performance of the amplifier is

Differential Load with a 1:1.4 Transformer)

not required. To allow for even more flexibility and

power savings on all profiles, quiescent current is

• Wide Bandwidth: 125MHz

digitally adjustable from 7.6mA to 23mA with a bias

• Port-to-Port Separation of 90dB at 1MHz

current step of 1.0mA. For systems where additional

• PSRR: 70dB at 1MHz for Good Isolation

power savings while not transmitting are desired, the

THS6226 can be used in its line termination mode to

maintain impedance matching.

APPLICATIONS

• Ideal for All VDSL2 Profiles

The wide output swing on +12V power supplies,

coupled with excellent current drive, allows for wide

• Backwards-Compatible with

dynamic headroom, keeping distortion minimal.

ADSL/ADSL2+/ADSL2++ Systems

The THS6226 is available in a QFN-32 PowerPAD™

package.

Typical VDSL2 Line Driver Circuit Using One Port of the THS6226

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD is a trademark of Texas Instruments, Inc.

3All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (21 pages)

PAGE 1
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com Gated-Class H, Dual-Port VDSL2 Line Driver Check for Samples: THS6226 FEATURES DESCRIPTION • The THS6226 is a dual-port, class H, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable native DTM signals while supporting greater than +20.5dBm line power (up to 8.
PAGE 2
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com ELECTRICAL CHARACTERISTICS: VS = +12V Boldface limits are tested at +25°C. At TA = +25°C, with RMATCH = 10.2Ω, transformer turn ratio 1:1.4, RL = 100Ω differential at transformer output, Full Bias Mode, and active impedance circuit configuration, unless otherwise noted. Each port is tested independently.
PAGE 4
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com ELECTRICAL CHARACTERISTICS: VS = +12V (continued) Boldface limits are tested at +25°C. At TA = +25°C, with RMATCH = 10.2Ω, transformer turn ratio 1:1.4, RL = 100Ω differential at transformer output, Full Bias Mode, and active impedance circuit configuration, unless otherwise noted. Each port is tested independently. THS6226IRHB PARAMETER CONDITIONS MIN TYP MAX UNIT TEST LEVEL (1) +12 +15 V A +15 V B +12.
PAGE 5
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.
PAGE 6
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.
PAGE 7
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com TYPICAL CHARACTERISTICS: VS = +12V At TA = +25°C and Full Bias Mode, unless otherwise noted LARGE-SIGNAL FREQUENCY RESPONSE 3 0 0 −3 −3 Normalized Gain (dB) −6 −9 −12 Bias 15 Bias 10 Bias 5 Bias 0 −15 VO = 2VPP RL = 60Ω −18 −21 1 −6 −9 −12 VO = 10VPP RL = 60Ω −18 10 Frequency ( MHz) 100 −21 300 Bias 15 Bias 10 Bias 5 Bias 0 −15 1 10 Frequency ( MHz) Figure 2.
PAGE 8
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.
PAGE 9
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com TYPICAL CHARACTERISTICS: VS = +12V (continued) At TA = +25°C and Full Bias Mode, unless otherwise noted LARGE-SIGNAL ENABLE/DISABLE RESPONSE 5 DISABLE FEEDTHROUGH vs FREQUENCY 0 Enable 4 Differential at Amplifier Output VO = 200mVPP 10 20 1 Disable Disable Gain (dB) Disable Voltage (V) 3 2 0 -1 30 40 -2 50 -3 60 -5 0 -5 5 10 15 Time (ns) 20 25 70 30 10M 100M Frequency (Hz) 1G 6G Figure 14. Figure 15.
PAGE 10
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com APPLICATION INFORMATION The THS6226 class H line driver provides exceptional ac performance in conjunction with wide output voltage swing. The class H operation allows voltage swings to exceed the power supply for short intervals limited only by the charge in the capacitor. In class AB mode, the THS6226 is capable of driving a 60Ω load from +1.9V to +10.1V.
PAGE 11
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com PROGRAMMING THE THS6226 Programming of the THS6226 is realized through a serial interface (pins 4 and 5) and proceeds in the following sequence. Two start bits are required B0 = 0 followed by B1 = 1. B2 through B9 are used to program the THS6226. Refer to Table 1 for the bit descriptions. B10 (refer to Table 2) is the parity bit that controls if the word is or is not loaded. B11 is the stop bit and should be set to B11 = 1.
PAGE 12
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com QUIESCENT CURRENT The quiescent current of the THS6226 is dissipated in two main modules of the THS6226: the class AB and the charge pump. B4 and B5 select the mode of operation, class AB operating with or without the charge pump enabled, powering down the entire port, or operating in a line termination mode. Table 4 lists the details on each bit functionality and the approximate quiescent current.
PAGE 13
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com Channel selection is shown in Table 5. Each channel can be programmed independently, or together if both B2 and B3 are set to '1'. Table 5. Channel Selection B2 (Channel AB) B3 (Channel CD) CHANNEL SELECT 0 0 Bits B4 to B9 are ignored 0 1 Channel B programmed with B4 to B9 1 0 Channel A programmed with B4 to B9 1 1 Channels A and B programmed with B4 to B9 At startup, the internal register is set as shown in Table 6. Table 6.
PAGE 14
THS6226 SBOS499C – JANUARY 2011 – REVISED APRIL 2011 www.ti.com REVISION HISTORY NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision B (February 2011) to Revision C Page • Changed LOGIC, Logic pin input impedance typical specification and unit in Electrical Characteristics table .................... 4 • Changed Timing Characteristics section ................................................................................................
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 30-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant THS6226IRHBR VQFN RHB 32 3000 330.0 12.4 5.3 5.3 1.5 8.0 12.0 Q2 THS6226IRHBT VQFN RHB 32 250 180.0 12.4 5.3 5.3 1.5 8.0 12.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 30-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) THS6226IRHBR VQFN RHB 32 3000 367.0 367.0 35.0 THS6226IRHBT VQFN RHB 32 250 210.0 185.0 35.
PAGE 18
PAGE 19
PAGE 20
PAGE 21
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.