Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers RS232 3/3 SOIC 16



  

SLLS185D − DECEMBER 1994 − REVISED JULY 2001

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Meets or Exceeds the Requirements of

ANSI TIA/EIA-232-F and ITU V.28

D Designed to Support Data Rates up to

120 kbit/s Over 3-m Cable

D ESD Protection Exceeds 5 kV on All Pins

D Flow-Through Design

D Wide-Driver Supply Voltage ... ±7.5 V to

±15 V

D Functionally Interchangeable With Motorola

MC145406 and Texas Instruments

SN75C1406

description

The TL145406 is a bipolar device containing three independent drivers and receivers that are used to interface

data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The drivers and receivers of the

TL145406 are similar to those of the SN75188 quadruple driver and SN75189A quadruple receiver,

respectively. The pinout matches the flow-through design of the SN75C1406 to reduce the board space required

and to allow easy interconnection. The bipolar circuits and processing of the TL145406 provide a rugged

low-cost solution for this function at the expense of quiescent power and external passive components relative

to the SN75C1406.

The TL145406 complies with the requirements of TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards.

These standards are for data interchange between a host computer and peripheral at signaling rates up to

20 kbit/s. The switching speeds of the TL145406 are fast enough to support rates up to 120 kbit/s with lower

capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the

designer has design control of the cable and of the interface circuits at both ends. For interoperability at signaling

rates to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The TL145406 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

PACKAGED DEVICES

PLASTIC

DIP

(N)

PLASTIC

SMALL OUTLINE

(DW)

0°C to 70°C TL145406N TL145406DW

The DW package also is available taped and reeled. Add

the suffix R to the device type (e.g., TL145406DWR).

   ! "#$ !  %#&'" ($)

(#"! "  !%$""! %$ *$ $!  $+! !#$!

!(( ,-) (#" %"$!!. ($!  $"$!!'- "'#($

$!.  '' %$$!)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1RA

1DY

2RA

2DY

3RA

3DY

1RY

1DA

2RY

2DA

3RY

3DA

GND

DW OR N PACKAGE

(TOP VIEW)

Summary of content (17 pages)

PAGE 1
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 D Meets or Exceeds the Requirements of D D D D D DW OR N PACKAGE (TOP VIEW) ANSI TIA/EIA-232-F and ITU V.28 Designed to Support Data Rates up to 120 kbit/s Over 3-m Cable ESD Protection Exceeds 5 kV on All Pins Flow-Through Design Wide-Driver Supply Voltage . . . ±7.
PAGE 2
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 logic symbol† 1RA 2RA 3RA 1DY 2DY 3DY 2 15 4 13 6 11 3 14 5 12 7 10 1RY 2RY 3RY 1DA 2DA 3DA † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. logic diagram (positive logic) Typical of Each Receiver RA 2, 4, 6 15, 13, 11 RY Typical of Each Driver 14, 12, 10 3, 5, 7 DA DY schematic (each driver) To Other Drivers VDD ESD 11.6 kΩ Input DAx 9.4 kΩ ESD 75.8 Ω 320 Ω 4.
PAGE 3
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 schematic (each receiver) To Other Receivers ESD 9 kΩ 5 kΩ VCC 1.66 kΩ ESD RYx Output 2 kΩ Input RAx ESD 3.8 kΩ 10 kΩ GND To Other Receivers Resistor values shown are nominal. absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage (see Note 1): VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 recommended operating conditions MIN NOM MAX UNIT VDD VSS Supply voltage 7.5 9 15 V Supply voltage −7.5 −9 −15 V VCC VIH Supply voltage 4.5 5 5.5 V High-level input voltage (driver only) 1.9 VIL Low-level input voltage (driver only) IOH High-level output current IOL Low-level output current TA Operating free-air temperature V 0.8 Driver V −6 Receiver −0.
PAGE 5
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 DRIVER SECTION electrical characteristics over recommended operating free-air temperture range, VDD = 9 V, VSS = −9 V, VCC = 5 V (unless otherwise noted) PARAMETER VOH VOL High-level output voltage IIH IIL High-level input current IOS(H) IOS(L) rO TEST CONDITIONS MIN MAX RL = 3 kΩ, See Figure 1 RL = 3 kΩ, See Figure 1 VI = 5 V, VI = 0, See Figure 2 10 µA Low-level input current See Figure 2 −1.
PAGE 6
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 RECEIVER SECTION electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS See Figure 5 TA = 25°C TA = 0°C to 70°C MIN TYPĔ MAX 1.75 1.9 2.3 VIT+ Positive-going threshold voltage VIT− Vhys Negative-going threshold voltage VOH High-level output voltage IOH = −0.5 mA VIH = 0.
PAGE 7
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 PARAMETER MEASUREMENT INFORMATION 3V Input Input 1.5 V 1.5 V VDD VCC Pulse Generator (see Note B) 0 tPHL CL (see Note A) RL 90% tPLH 50% 10% Output VSS 90% 50% 10% VOL tTHL TEST CIRCUIT VOH tTLH VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The pulse generator has the following characteristics: tw = 25 µs, PRR = 20 kHz, ZO = 50 Ω, tr = tf < 50 ns. Figure 3.
PAGE 8
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 TYPICAL CHARACTERISTICS DRIVER OUTPUT CURRENT vs OUTPUT VOLTAGE DRIVER VOLTAGE TRANSFER CHARACTERISTICS ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ 12 20 VDD = 12 V, VSS = −12 V 9 VDD = 9 V, VSS = −9 V 12 IO − Output Current − mA 6 VO − Output Voltage − V 16 VDD = 6 V, VSS = −6 V 3 0 −3 −6 −9 ÎÎÎÎ ÎÎÎÎ ÎÎÎÎ 8 0 0.2 0.4 0.6 VDD = 9 V VSS = −9 V TA = 25°C 0 −8 1.2 1.4 1.6 1.8 VOH (VI = 0.
PAGE 9
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 TYPICAL CHARACTERISTICS RECEIVER INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGE RECEIVER INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE 2.4 2 1.6 VIT+ V IT − Input Threshold Voltage − V V IT − Input Threshold Voltage − V VIT+ 1.8 2.2 1.8 1.6 1.4 1.2 1 VIT− 0.8 0.6 0.4 ÎÎÎ 2 1.4 ÎÎ ÎÎ 1.2 VIT− 1 0.8 0.6 0.4 0.
PAGE 10
SLLS185D − DECEMBER 1994 − REVISED JULY 2001 APPLICATION INFORMATION Diodes placed in series with the VDD and VSS leads protect the TL145406 during the fault condition in which the device outputs are shorted to ±15 V and the power supplies are at low. Diodes also provide low-impedance paths to ground (see Figure 15). VDD ÏÏÏÏ ÏÏÏÏ ÏÏÏÏ ÏÏÏÏ TL145406 ÏÏÏÏ ÏÏÏÏ ÏÏÏÏ ÏÏÏÏ VDD Output ±15 V TL145406 VSS VSS Figure 15.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TL145406DWR Package Package Pins Type Drawing SOIC DW 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 16.4 Pack Materials-Page 1 10.75 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 10.7 2.7 12.0 16.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL145406DWR SOIC DW 16 2000 367.0 367.0 38.
PAGE 14
PAGE 15
PAGE 16
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.