Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Comparator Multi-purpose CMOS, Open drain TSSOP 14

  

   

SLCS119B − DECEMBER 1986 − REVISED DECEMBER 2006

WWW.TI.COM

D Very Low Power . . . 200 µW Typ at 5 V

D Fast Response Time . . . 2.5 µs Typ With

5-mV Overdrive

D Single Supply Operation:

TLC139M ...4 V to 16 V

TLC339M ...4 V to 16 V

TLC339C ...3 V to 16 V

TLC339I ...3 V to 16 V

D High Input Impedance ...10

Ω Typ

D Input Offset Voltage Change at Worst Case

Input at Condition Typically 0.23 µV/Month

Including the First 30 Days

D On-Chip ESD Protection

description

The TLC139/TLC339 consists of four

independent differential-voltage comparators

designed to operate from a single supply. It is

functionally similar to the LM139/LM339 family but

uses 1/20th the power for similar response times.

The open-drain MOS output stage interfaces to a

variety of leads and supplies, as well as wired

logic functions. For a similar device with a

push-pull output configuration, see the TLC3704

data sheet.

The Texas Instruments LinCMOS process offers

superior analog performance to standard CMOS

processes. Along with the standard CMOS

advantages of low power without sacrificing

speed, high input impedance, and low bias

currents, the LinCMOS process offers

extremely stable input offset voltages, even with

differential input stresses of several volts. This

characteristic makes it possible to build reliable

CMOS comparators.

AVAILABLE OPTIONS

PACKAGE

max AT

25°C

SMALL

OUTLINE

(D)

CHIP CARRIER

(FK)

CERAMIC DIP

(J)

PLASTIC DIP

(P)

TSSOP

(PW)

0°C to 70°C 5 mV TLC339CD — — TLC339CN TLC339CPW

−40°C to 85°C 5 mV TLC339ID — — TLC339IN TLC339IPW

−40°C to 125°C 5 mV TLC339QD — — TLC339QN —

−55°C to 125°C 5 mV TLC339MD TLC139MFK TLC139MJ TLC339MN —

The D and PW packages are available taped and reeled. Add the suffix R to the device type (e.g., TLC339CDR or TLC339CPWR).

    !   "#$ %!&

%   "! "! '! !  !( !

%% )*& % "!+ %!  !!$* $%!

!+  $$ "!!&

LinCMOS is a trademark of Texas Instruments Incorporated.

1OUT

2OUT

2IN−

2IN+

1IN−

1IN+

3OUT

4OUT

GND

4IN+

4IN−

3IN+

3IN−

D, J, N, OR PW PACKAGE

(TOP VIEW)

3212019

910111213

GND

4IN+

4IN−

2IN−

2IN+

FK PACKAGE

(TOP VIEW)

2OUT

1OUT

3IN +

3OUT

1IN −

1IN +

NC − No internal connection

3IN −

3OUT

symbol (each comparator)

IN+

IN−

OUT

Summary of content (30 pages)

PAGE 1
 SLCS119B − DECEMBER 1986 − REVISED DECEMBER 2006 D Very Low Power . . . 200 µW Typ at 5 V D Fast Response Time . . . 2.5 µs Typ With D, J, N, OR PW PACKAGE (TOP VIEW) 5-mV Overdrive 1OUT 2OUT VDD 2IN − 2IN + 1IN − 1IN + D Single Supply Operation: D 14 2 13 3 12 4 11 5 10 6 9 7 8 3OUT 4OUT GND 4IN + 4IN − 3IN + 3IN − FK PACKAGE (TOP VIEW) 2OUT 1OUT NC 3OUT 3OUT D D TLC139M . . . 4 V to 16 V TLC339M . . . 4 V to 16 V TLC339C . .
PAGE 2
 description (continued) The TLC139M and TLC339M are characterized for operation over the full military temperature range of −55°C to 125°C. The TLC339C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC339I is characterized for operation over the industrial temperature range of − 40°C to 85°C. The TLC339Q is characterized for operation over the extended industrial temperature range of − 40°C to 125°C.
PAGE 3
 recommended operating conditions TLC139M, TLC339M UNIT MIN NOM MAX Supply voltage, VDD 4 5 16 V Common-mode input voltage, VIC 0 VDD −1.
PAGE 4
 recommended operating conditions TLC339C Supply voltage, VDD Common-mode input voltage, VIC NOM 3 5 16 V 8 VDD −1.5 20 mA 70 °C −0.
PAGE 5
 recommended operating conditions TLC339I Supply voltage, VDD Common-mode input voltage, VIC MIN NOM 3 5 −0.2 Low-level output current, IOL 8 Operating free-air temperature,TA UNIT MAX 16 V VDD −1.5 20 0 V mA °C 70 electrical characteristics at specified operating free-air temperature, VDD = 5 V (unless otherwise noted) PARAMETER TEST CONDITIONS† VIO Input offset voltage VIC = VICRmin, See Note 3 IIO Input offset current VIC = 2.
PAGE 6
 recommended operating conditions TLC339Q UNIT MIN NOM MAX Supply voltage, VDD 4 5 16 V Common-mode input voltage, VIC 0 VDD −1.
PAGE 7
 switching characteristics, VDD = 5 V, TA = 25°C (see Figure 3) PARAMETER TLC139M, TLC339C TLC339I, TLC339M TLC339Q TEST CONDITIONS MIN tPLH tPHL Propagation delay time, low-to-high output Propagation delay time, high-to-low level output f = 10 kHz, CL = 15 pF 4.5 Overdrive = 5 mV 2.5 Overdrive = 10 mV 1.7 Overdrive = 20 mV 1.2 Overdrive = 40 mV 1.0 VI = 1.4 V step at IN+ Overdrive = 2 mV 1.1 Overdrive = 5 mV 2.
PAGE 8
 PARAMETER MEASUREMENT INFORMATION A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes state.
PAGE 9
 PARAMETER MEASUREMENT INFORMATION Propagation delay time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse.
PAGE 10
 TYPICAL CHARACTERISTICS Table of Graphs FIGURE VIO IIB Input offset voltage Distribution 4 Input bias current vs Free-air temperature 5 CMRR Common-mode rejection ratio vs Free-air temperature 6 kSVR Supply-voltage rejection ratio vs Free-air temperature 7 IOH High-level output current vs High-level output voltage vs Free-air temperature 8 9 VOL Low-level output voltage vs Low-level output current vs Free-air temperature 10 11 I
PAGE 11
 TYPICAL CHARACTERISTICS† INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE DISTRIBUTION OF INPUT OFFSET VOLTAGE 100 90 10 VDD = 5 V VIC = 2.5 V TA = 25°C VDD = 5 V VIC = 2.5 V IIIB IB − Input Bias Current − nA 80 Number of Units 70 60 50 40 30 20 1 0 0.01 10 0 −5 −4 −3 −2 −1 0 1 2 3 4 0.
PAGE 12
 TYPICAL CHARACTERISTICS† HIGH-LEVEL OUTPUT CURRENT vs FREE-AIR TEMPERATURE HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE 1000 VDD = VOH = 5 V TA = 125°C 100 V0H I OH − High-Level Output Current − nA V0H I OH − High-Level Output Current − nA 1000 TA = 85°C TA = 70°C 10 TA = 25°C 1 VOH = VDD 2 10 1 0.1 0.
PAGE 13
 TYPICAL CHARACTERISTICS† SUPPLY CURRENT vs SUPPLY VOLTAGE SUPPLY CURRENT vs FREE-AIR TEMPERATURE 80 100 Outputs Low No Load 90 70 80 −40°C xA A IICC DD − Supply Current − µ xA A IICC DD − Supply Current − µ VDD = 5 V No Load TA = − 55°C 70 25°C 60 50 85°C 40 125°C 30 20 60 50 Outputs Low 40 30 Outputs High 20 10 10 0 0 2 4 6 8 10 12 14 0 −75 16 −50 25 50 75 100 125 HIGH-TO-LOW-LEVEL OUTPUT RESPONSE TIME vs SUPPLY VOLTAG
PAGE 14
 TYPICAL CHARACTERISTICS LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES OUTPUT FALL TIME vs SUPPLY VOLTAGE 5 50 40 mV CL = 100 pF 20 mV 10 mV 5 mV 2 mV 40 t − Time − ns VV) O − Output Voltage − V 60 Differential Input Voltage − mV 0 100 VDD = 5 V CL = 15 pF RL = 5.1 kΩ (pullup to VDD) TA = 25°C 0 0 1 2 3 4 50 pF 30 15 pF 20 10 RL = 5.
PAGE 15
 APPLICATION INFORMATION The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input current is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range.
PAGE 16
 TYPICAL APPLICATION DATA 5V 5V 12 V 10 kΩ VCC SENSE 5.1 kΩ 12 V Sense RESIN 3.3 kΩ 1 kΩ 1/4 TLC139/TLC339 2.5 V TL7705A REF CT GND 12 V 1 µF VUNREG (see Note A) To µP Reset RESET 5.1 kΩ To µP Interrupt Early Power Fail 1/4 TLC139/TLC339 R1 Ct (see Note B) R2 ǒ Monitors 5-V Rail Monitors 12-V Rail Early Power Fail Warning Ǔ NOTES:A. VUNREG = 2.5 R1 ) R2 R2 B. The value of Ct determines the time delay of reset. Figure 20.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 Orderable Device Status (1) TLC339MN ACTIVE Package Type Package Pins Package Drawing Qty PDIP N 14 25 Eco Plan Lead/Ball Finish (2) Pb-Free (RoHS) MSL Peak Temp Op Temp (°C) Device Marking (3) CU NIPDAU N / A for Pkg Type (4/5) -55 to 125 TLC339MN (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing 5962-9555001NXDR SOIC SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) D 14 2500 330.0 16.4 6.5 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 9.0 2.1 8.0 16.0 Q1 TLC339CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 TLC339CNSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.
PAGE 21
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 5962-9555001NXDR SOIC D 14 2500 367.0 367.0 38.0 TLC339CDR SOIC D 14 2500 367.0 367.0 38.0 TLC339CNSR SO NS 14 2000 367.0 367.0 38.0 TLC339CPWR TSSOP PW 14 2000 367.0 367.0 35.0 TLC339IDR SOIC D 14 2500 333.2 345.9 28.6 TLC339IPWR TSSOP PW 14 2000 367.0 367.0 35.
PAGE 22
PAGE 23
PAGE 24
PAGE 25
PAGE 26
PAGE 27
PAGE 28
PAGE 29
PAGE 30
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.