Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - AD converter (ADC) External PDIP 8

TLC548C, TLC548I, TLC549C, TLC549I

8-BIT ANALOG-TO-DIGITAL CONVERTERS

WITH SERIAL CONTROL

SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Microprocessor Peripheral or Standalone

Operation

8-Bit Resolution A/D Converter

Differential Reference Input Voltages

Conversion Time ...17 µs Max

Total Access and Conversion Cycles Per

Second

– TLC548...up to 45500

– TLC549...up to 40000

On-Chip Software-Controllable

Sample-and-Hold Function

Total Unadjusted Error...±0.5 LSB Max

4-MHz Typical Internal System Clock

Wide Supply Range...3 V to 6 V

Low Power Consumption...15 mW Max

Ideal for Cost-Effective, High-Performance

Applications including Battery-Operated

Portable Instrumentation

Pinout and Control Signals Compatible

With the TLC540 and TLC545 8-Bit A/D

Converters and with the TLC1540 10-Bit

A/D Converter

CMOS Technology

description

The TLC548 and TLC549 are CMOS analog-to-digital converter (ADC) integrated circuits built around an 8-bit

switched-capacitor successive-approximation ADC. These devices are designed for serial interface with a

microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use

only the input/output clock (I/O CLOCK) input along with the chip select (CS

) input for data control. The

maximum I/O CLOCK input frequency of the TLC548 is 2.048 MHz, and the I/O CLOCK input frequency of the

TLC549 is specified up to 1.1 MHz.

AVAILABLE OPTIONS

PACKAGE

SMALL OUTLINE

(D)

PLASTIC DIP

(P)

0°C to 70°C

TLC548CD

TLC549CD

TLC548CP

TLC549CP

–40°C to 85°C

TLC548ID

TLC549ID

TLC548IP

TLC549IP

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

REF+

ANALOG IN

REF–

GND

I/O CLOCK

DATA OUT

D OR P PACKAGE

(TOP VIEW)

Summary of content (19 pages)

PAGE 1
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 D D D D D D D D D D D D D Microprocessor Peripheral or Standalone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time . . . 17 µs Max Total Access and Conversion Cycles Per Second – TLC548 . . . up to 45 500 – TLC549 . . . up to 40 000 On-Chip Software-Controllable Sample-and-Hold Function Total Unadjusted Error . . . ± 0.
PAGE 2
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 description (continued) Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 MHz and requires no external components.
PAGE 3
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 operating sequence 1 2 3 4 5 6 7 8 1 Don’t I/O CLOCK Access Cycle B tsu(CS) 3 4 5 6 7 8 Care Access Cycle C tconv Sample Cycle B 2 (see Note A) Sample Cycle C tsu(CS) CS twH(CS) DATA OUT Hi-Z State Hi-Z State A7 A6 A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0 B7 A7 Previous Conversion Data A MSB LSB (see Note B) Conversion Data B MSB ten
PAGE 4
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 recommended operating conditions TLC548 MIN Supply voltage, VCC 3 Positive reference voltage, Vref+ (see Note 3) 2.5 Negative reference voltage, Vref – (see Note 3) – 0.1 Differential reference voltage, Vref+, Vref – (see Note 3) 1 Analog input voltage (see Note 3) 0 High-level control input voltage, VIH (for VCC = 4.75 V to 5.5 V) 2 MAX 5 6 VCC VCC+0.
PAGE 5
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 electrical characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.75 V to 5.5 V, fclock(I/O) = 2.048 MHz for TLC548 or 1.
PAGE 6
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 PARAMETER MEASUREMENT INFORMATION VCC 1.
PAGE 7
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 APPLICATIONS INFORMATION simplified analog input analysis Using the equivalent circuit in Figure 2, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows: The capacitance charging voltage is given by ( VC = VS 1– e – tc /RtCi ) (1) where Rt = Rs + ri The final voltage to 1/2 LSB is given by VC (1/2 LSB) = V
PAGE 8
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 PRINCIPLES OF OPERATION The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal system clock, sample-and-hold function, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and access speed, there are two control inputs: I/O CLOCK and chip select (CS).
PAGE 9
TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C – NOVEMBER 1983 – REVISED SEPTEMBER 1996 PRINCIPLES OF OPERATION For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device accommodates these applications.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Multiple Top-Side Markings will be inside parentheses.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 12-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLC548CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLC548IDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLC549CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLC549IDR SOIC D 8 2500 330.0 12.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 12-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLC548CDR SOIC D 8 2500 340.5 338.1 20.6 TLC548IDR SOIC D 8 2500 340.5 338.1 20.6 TLC549CDR SOIC D 8 2500 340.5 338.1 20.6 TLC549IDR SOIC D 8 2500 340.5 338.1 20.6 TLC549IPSR SO PS 8 2000 367.0 367.0 38.
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.