Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers IEEE 802.3 1/1 HVQFP 64

FEATURES

17 18 19

JTDI

SYNC/PASS

GND

RD0

RD1

RD2

VDD

RD3

RD4

RD5

RD6

VDD

RD7

RD8

RD9

GND

TD0

TD1

TD2

VDD

TD3

TD4

TD5

TD6

VDD

TD7

TD8

TD9

GND

MODESEL

PRBSEN

21 22 23 24

VDD

RXP

63 62 61 60 5964 58

TXP

TXN

VDDA

GNDA

VDDA

JTRSTN

LOS

JTDO

ENABLE

VDD

LOOPEN

VDD

GND

REFCLK

VDD

SYNCEN

GND

56 55 5457

25 26 27 28 29

53 52

TESTEN

VDDA

RXN

51 50 49

30 31 32

RBC1

RBC0

RBCMODE

GNDA

JTMS

TCK

GNDPLL

VDD

VDDPLL

DESCRIPTION

TLK1201ARCP , TLK1201AIRCP

ETHERNET TRANSCEIVERS

SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007

www.ti.com

• Advanced 0.25- μ m CMOS Technology

• 0.6-Gbps to 1.3-Gbps Serializer/Deserializer • No External Filter Capacitors Required

• Low Power Consumption <200 mW at 1.25 • Comprehensive Suite of Built-In Testability

Gbps

• IEEE 1149.1 JTAG Support

• LVPECL Compatible Differential I/O on High

• 2.5-V Supply Voltage for Lowest Power

Speed Interface

Operation

• Single Monolithic PLL Design

• 3.3-V Tolerant on LVTTL Inputs

• Support For 10-Bit Interface or Reduced

• Hot Plug Protection

Interface 5-Bit DDR (Double Data Rate)

• 64-Pin VQFP With Thermally Enhanced

Clocking

Package ( PowerPAD™)

• Receiver Differential Input Thresholds 200 mV

• CPRI Data Rate Compatible (614 Mbps, 1.22

Minimum

Gbps)

• IEEE 802.3 Gigabit Ethernet Compliant

• Industrial Temperature Range Supported:

• ANSI X3.230-1994 (FC-PH) Fibre Channel

– 40 ° C to 85 ° C

Compliant

The TLK1201A/TLK1201AI gigabit ethernet transceiver provides for ultrahigh-speed, full-duplex, point-to-point

data transmissions. This device is based on the timing requirements of the 10-bit interface specification by the

IEEE 802.3 gigabit ethernet specification and is also compliant with the ANSI X3.230-1994 (FC-PH) fibre channel

standard. The device supports data rates from 0.6 Gbps to 1.3 Gbps.

The primary application of the transceiver is to provide building blocks for point-to-point baseband data

transmission over controlled impedance media of 50 Ω or 75 Ω . The transmission media can be printed-circuit

board traces, copper cables, or fiber-optical media. The ultimate rate and distance of data transfer is dependent

upon the attenuation characteristics of the media and the noise coupling to the environment.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (24 pages)

PAGE 1
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 • 0.6-Gbps to 1.3-Gbps Serializer/Deserializer • Low Power Consumption <200 mW at 1.25 Gbps • LVPECL Compatible Differential I/O on High Speed Interface • Single Monolithic PLL Design • Support For 10-Bit Interface or Reduced Interface 5-Bit DDR (Double Data Rate) Clocking • Receiver Differential Input Thresholds 200 mV Minimum • IEEE 802.3 Gigabit Ethernet Compliant • ANSI X3.
PAGE 2
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. DESCRIPTION CONTINUED The transceiver performs the data serialization, deserialization, and clock extraction functions for a physical layer interface device. The transceiver operates at 1.
PAGE 3
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.
PAGE 4
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Terminal Functions (continued) TERMINAL I/O DESCRIPTION 45, 44, 43, 41, 40, 39, 38, 36, 35, 34 O Receive data. When in TBI mode (MODESEL = low), these outputs carry 10-bit parallel data output from the transceiver to the protocol layer. The data is referenced to terminals RBC0 and RBC1, depending on the receive clock mode selected. RD0 is the first bit received.
PAGE 5
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Terminal Functions (continued) TERMINAL NAME I/O NO. DESCRIPTION POWER VDD 5, 10, 20, 23, 29, 37, 42, 50, 63 Supply Digital logic power. Provides power for all digital circuitry and digital I/O buffers. VDDA 53, 57, 59, 60 Supply Analog power. VDDA provides power for the high-speed analog circuits, receiver, and transmitter 18 Supply PLL power. Provides power for the PLL circuitry.
PAGE 6
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Data Reception The receiver portion deserializes the differential serial data. The serial data is retimed based on an interpolated clock generated from the reference clock. The serial data is then aligned to the 10-bit word boundaries and presented to the protocol controller along with receive byte clocks (RBC0 and RBC1).
PAGE 7
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 td(S) RBC0 td(S) td(H) td(H) SYNC RD(0-4) K28.5 K28.5 DXX.X DXX.X DXX.X DXX.X DXX.X DXX.X K28.5 K28.5 DXX.X Bits 0-4 Bits 5-9 Figure 4. Synchronous Timing Characteristics Waveforms (DDR Mode) The receiver clock interpolator can lock to the incoming data without the need for a lock-to-reference preset.
PAGE 8
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 31 Bit Times Max Receive Path Latency INPUT DATA K28.5 30 Bit Times (Max) DXX.X K28.5 DXX.X DXX.X DXX.X DXX.X K28.5 RBC0 RBC1 Worst Case Misaligned K28.5 RD(0-9) DXX.X DXX.X Corrupt Data K28.5 DXX.X DXX.X Misalignment Corrected K28.5 DXX.X DXX.X DXX.X K28.5 SYNC Figure 5.
PAGE 9
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Testability The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable function allows for all circuitry to be disabled so that an Iddq test can be performed. The PRBS function also allows for a BIST (built-in self test). The terminal setting, TESTEN high, enables the test mode.
PAGE 10
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 ABSOLUTE MAXIMUM RATINGS (1) over operating free-air temperature range (unless otherwise noted) TLK1201A/TLK1201AI Supply voltage, VDD (see (2) ) –0.3 V to 3 V Input voltage range at TTL terminals, VI –0.5 V to 4 V Input voltage range at any other terminal –0.3 V to VDD +0.
PAGE 11
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 RECOMMENDED OPERATING CONDITIONS Supply voltage, VDD, VDD(A) Total supply current, IDD, IDD(A) Total power dissipation, PD MAX 2.3 2.5 2.7 V 90 mA Frequency = 1.25 Gbps, PRBS pattern Frequency = 1.25 Gbps, worst case 250 (1) Enable = 0, VDD(A), VDD = 2.7 V Startup lock time, PLL VDD, VDD(A) = 2.5 V, EN↑ to PLL acquire (1) NOM Frequency = 1.
PAGE 12
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 TRANSMITTER/RECEIVER CHARACTERISTICS PARAMETER TEST CONDITIONS VOD = |TxD-TxN| V(cm) MAX 600 850 1100 800 1050 1200 1100 1250 1400 mV 1600 mV 2250 mV 350 μA 2 pF Differential output jitter, Random + deterministic, PRBS pattern, Rω = 125 MHz 0.24 UI Differential output jitter, Random + deterministic, PRBS pattern, Rω = 106.25 MHz 0.2 UI 0.
PAGE 13
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 CL 5 pF 50 Ω 50 Ω CL 5 pF Figure 8.
PAGE 14
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 APPLICATION INFORMATION 8B/10B TRANSMISSION CODE The PCS maps GMII signals into 10-bit code groups and vice versa, using an 8b/10b block coding scheme. The PCS uses the transmission code to improve the transmission characteristics of information to be transferred across the link.
PAGE 15
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 5 Ω at 100 MHz 2.5 V 2.5 V 18 VDD VDDA GND 0.
PAGE 16
TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS www.ti.com SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Other requirements for thermal lands and thermal vias are detailed in the TI application note PowerPAD Thermally Enhanced Package Application Report, TI literature number SLMA002, available via the TI Web pages beginning at URL: http://www.ti.com. Figure 13. Example of a Thermal Land For the TLK1201AI, this thermal land must be grounded to the low-impedance ground plane of the device.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLK1201AIRCPR HVQFP RCP 64 1000 330.0 24.4 13.0 13.0 1.5 16.0 24.0 Q2 TLK1201ARCPR HVQFP RCP 64 1000 330.0 24.4 13.0 13.0 1.5 16.0 24.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLK1201AIRCPR HVQFP RCP 64 1000 367.0 367.0 45.0 TLK1201ARCPR HVQFP RCP 64 1000 367.0 367.0 45.
PAGE 21
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.