Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers IEEE 802.3 1/1 VQFN 40 EP

11 12

15 16

18 19

40 39 38 37 36

RHA Package

(TopView)

35 34 33 32 31

ENABLE

TD0

TD1

TD2

TD3

VDD

TD4

TD5

TD6

TD7

SYNC

RD0

RD1

RD2

VDD

RD3

RD4

RD5

RD6

RD7

GNDA

TXN

TXP

VDDA

VDDPLL

GNDA

RXP

RXN

SYNCEN

PRBSEN

GND

TD8

TD9

RBCMODE

REFCLK

LOOPEN

VDD

RBC0

RD9

RD8

RBC1

TLK1221

www.ti.com

....................................................................................................................................... SLLS713C –FEBRUARY 2007–REVISED SEPTEMBER 2009

ETHERNET TRANSCEIVER

Check for Samples: TLK1221

FEATURES

• 0.6- to 1.3-Gigabits Per Second (Gbps)

Serializer/Deserializer

• Low Power Consumption 250 mW (typ) at 1.25

Gbps

• LVPECL-Compatible Differential I/O on

High-Speed Interface

• Single Monolithic PLL Design

• Support For 10-Bit Interface

• Fast Relock Times Less Than 256 ns (typ)

Suitable for EPON/GEPON Applications such

as OLT and ONU Systems

• Receiver Differential-Input Thresholds, 200-mV

Minimum

• Industrial Temperature Range From –40°C to

85°C

• IEEE 802.3 Gigabit Ethernet Compliant

• Designed in 0.25 μm CMOS Technology

• No External Filter Capacitors Required

• Comprehensive Suite of Built-In Testability

• 2.5-V Supply Voltage for Lowest-Power

Operation

• 3.3-V Tolerant on LVTTL Inputs

• Hot Plug Protection

• 40-Pin 6-mm × 6-mm QFN PowerPAD™

Package

DESCRIPTION

The TLK1221 gigabit Ethernet transceiver provides for high-speed full-duplex point-to-point data transmissions.

These devices are based on the timing requirements of the 10-bit interface specification by the IEEE 802.3

Gigabit Ethernet specification. The TLK1221 supports data rates from 0.6 Gbps through 1.3 Gbps.

The primary application of these devices is to provide building blocks for point-to-point baseband data

transmission over controlled-impedance media of 50 Ω. The transmission media can be printed-circuit board

traces, copper cables or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon

the attenuation characteristics of the media and the noise coupling to the environment.

The TLK1221 performs the data serialization, deserialization, and clock extraction functions for a physical layer

interface device. The transceiver operates at 1.25 Gbps (typical), providing up to 1 Gbps of data bandwidth over

a copper or optical media interface.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD is a trademark of Texas Instruments.

3All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (23 pages)

PAGE 1
TLK1221 www.ti.com.......................................................................................................................................
PAGE 2
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. DESCRIPTION (CONTINUED) This device supports the defined 10-bit interface (TBI).
PAGE 3
TLK1221 www.ti.com.......................................................................................................................................
PAGE 4
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com Data Reception The receiver section deserializes the differential serial data. The serial data is retimed based on an interpolated clock generated from the reference clock.
PAGE 5
TLK1221 www.ti.com....................................................................................................................................... SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009 Comma Character on Expected Boundary These devices provide 10-bit K28.5 character recognition and word alignment. The 10-bit word alignment is enabled by forcing the SYNCEN terminal high. This enables the function that examines and compares serial input data to the 7-bit synchronization pattern. The K28.
PAGE 6
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com 10-Bit Code RXP, RXN td(Rx latency) RD(0–9) 10-Bit Code RBC0 RBC1 Figure 5. Receiver Latency, TBI Half-Rate Mode Shown Testability The loopback function provides for at-speed testing of the transmit/receive section of the circuitry.
PAGE 7
TLK1221 www.ti.com....................................................................................................................................... SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009 Table 2. PIN FUNCTIONS (continued) PIN NAME I/O NO. DESCRIPTION RXP RXN 34 33 PECL I Differential input receive. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module. REFCLK 14 I Reference clock.
PAGE 8
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) VALUE VDD Supply voltage VI VI (2) (1) UNIT –0.3 to 3 V Input voltage range at TTL terminals –0.5 to 4 V Input voltage range at other terminals –0.3 to VDD + 0.
PAGE 9
TLK1221 www.ti.com.......................................................................................................................................
PAGE 10
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com 10-Bit Code RXP, RXN b0 b1 b2 b3 b5 b4 b6 b7 b8 b9 td(Rx latency) RD(0–9) 10-Bit Code RBC0 Figure 7. Receiver Latency, TBI Normal Mode Shown CL 5 pF 50 W 50 W CL 5 pF Figure 8. Transmitter Test Setup 1.4 V CLOCK tr tf 80% 50% 20% DATA tr 2V 0.8 V tf Figure 9.
PAGE 11
TLK1221 www.ti.com.......................................................................................................................................
PAGE 12
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com APPLICATION INFORMATION 8b/10b Transmission Code The PCS maps GMII signals into ten-bit code groups and vice versa, using an 8b/10b block coding scheme. The PCS uses the transmission code to improve the transmission characteristics of information to be transferred across the link.
PAGE 13
TLK1221 www.ti.com....................................................................................................................................... SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009 VDD TXP 5 kW RXP Z0 7.5 kW Z0 GND + _ VDD Z0 5 kW TXN Z0 RXN 7.5 kW GND Transmitter Media Receiver Figure 10. High-Speed I/O Directly Coupled Mode VDD TXP 5 kW RXP Z0 7.5 kW Z0 GND + _ VDD Z0 5 kW TXN Z0 RXN 7.5 kW GND Transmitter Media Receiver Figure 11.
PAGE 14
TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com 5 W at 100 MHz 2.5 V 2.5 V 40 VDD VDDA GNDQFN 0.
PAGE 15
TLK1221 www.ti.com....................................................................................................................................... SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009 REVISION HISTORY Changes from Original (February 2007) to Revision A .................................................................................................. Page • Added Fast Relock Times Less to list of Features ..................................................................................
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 16-Feb-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLK1221RHAR VQFN RHA 40 2500 330.0 16.4 6.3 6.3 1.5 12.0 16.0 Q2 TLK1221RHAT VQFN RHA 40 250 330.0 16.4 6.3 6.3 1.5 12.0 16.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 16-Feb-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLK1221RHAR VQFN RHA 40 2500 336.6 336.6 28.6 TLK1221RHAT VQFN RHA 40 250 336.6 336.6 28.
PAGE 20
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.