Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers IEEE 802.3 1/1 HVQFP 64

FEATURES

17 18 19

JTDI

SYNC/PASS

GND

RD0

RD1

RD2

VDD

RD3

RD4

RD5

RD6

VDD

RD7

RD8

RD9

GND

TD0

TD1

TD2

VDD

TD3

TD4

TD5

TD6

VDD

TD7

TD8

TD9

GND

MODESEL

PRBSEN

21 22 23 24

VDD

RXP

63 62 61 60 5964 58

TXP

TXN

VDDA

GNDA

VDDA

JTRSTN

LOS

JTDO

ENABLE

VDD

LOOPEN

VDD

GND

REFCLK

VDD

SYNCEN

GND

56 55 5457

25 26 27 28 29

53 52

TESTEN

VDDA

RXN

51 50 49

30 31 32

RBC1

RBC0

RBCMODE

GNDA

JTMS

TCK

GNDPLL

VDD

VDDPLL

DESCRIPTION

TLK2201B

TLK2201BI

SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008

www.ti.com

ETHERNET TRANSCEIVERS

• Industrial Temperature Range From – 40 ° C to

85 ° C (TLK2201BI)

• 1 to 1.6 Gigabits Per Second (Gbps)

Serializer/Deserializer (TLK2201B) • IEEE 802.3 Gigabit Ethernet Compliant

• 1.2 to 1.6 Gigabits Per Second (Gbps) • Advanced 0.25 µ m CMOS Technology

Serializer/Deserializer (TLK2201BI)

• No External Filter Capacitors Required

• Low Power Consumption <200 mW at

• Comprehensive Suite of Built-In Testability

1.25 Gbps

• IEEE 1149.1 JTAG Support

• LVPECL Compatible Differential I/O on High

• 2.5-V Supply Voltage for Lowest Power

Speed Interface

Operation

• Single Monolithic PLL Design

• 3.3-V Tolerant on LVTTL Inputs

• Support For 10 Bit Interface or Reduced

• Hot Plug Protection

Interface 5 Bit DDR (Double Data Rate)

• 64-Pin VQFP With Thermally Enhanced

Clocking

Package ( PowerPAD™)

• Receiver Differential Input Thresholds

200 mV Minimum

The TLK2201B and TLK2201BI gigabit ethernet transceivers provide for ultrahigh-speed full-duplex point-to-point

data transmissions. These devices are based on the timing requirements of the 10-bit interface specification by

the IEEE 802.3 Gigabit Ethernet specification. The TLK2201B supports data rates from 1.0 Gbps through 1.6

Gbps and the TLK2201BI supports data rates from 1.2 Gbps through 1.6 Gbps.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (24 pages)

PAGE 1
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 ETHERNET TRANSCEIVERS • 1 to 1.6 Gigabits Per Second (Gbps) Serializer/Deserializer (TLK2201B) • 1.2 to 1.6 Gigabits Per Second (Gbps) Serializer/Deserializer (TLK2201BI) • Low Power Consumption <200 mW at 1.
PAGE 2
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. DESCRIPTION (CONTINUED) The primary application of these devices is to provide building blocks for point-to-point baseband data transmission over controlled impedance media of 50 Ω or 75 Ω.
PAGE 3
TLK2201B TLK2201BI www.ti.
PAGE 4
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 TERMINAL FUNCTIONS (continued) TERMINAL NAME I/O DESCRIPTION 45, 44, 43, 41, 40, 39, 38, 36, 35, 34 O Receive data. When in TBI mode (MODESEL = low) these outputs carry 10-bit parallel data output from the transceiver to the protocol layer. The data is referenced to terminals RBC0 and RBC1, depending on the receive clock mode selected. RD0 is the first bit received. 31 30 O NO.
PAGE 5
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 TERMINAL FUNCTIONS (continued) TERMINAL NAME TESTEN I/O NO. DESCRIPTION 17 I P/D(1) Manufacturing test terminal 5, 10, 20, 23, 29, 37, 42, 50, 63 Supply Digital logic power. Provides power for all digital circuitry and digital I/O buffers. 53, 57, 59, 60 Supply Analog power. VDDA provides power for the high-speed analog circuits, receiver, and transmitter. 18 Supply PLL power.
PAGE 6
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 DATA RECEPTION The receiver portion deserializes the differential serial data. The serial data is retimed based on an interpolated clock generated from the reference clock. The serial data is then aligned to the 10-bit word boundaries and presented to the protocol controller along with receive byte clocks (RBC0, RBC1). RECEIVER CLOCK SELECT MODE There are two modes of operation for the parallel busses.
PAGE 7
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 In the double data rate mode, the receiver presents the data on both the rising and falling edges of RBC0. RBC1 is low impedance. The data is clocked bit-0 first, and aligned to the rising edge of RBC0. Refer to the timing diagram shown in Figure 4. td(S) RBC0 td(S) td(H) td(H) SYNC RD(0−4) K28.5 K28.5 DXX.X DXX.X DXX.X DXX.X DXX.X DXX.X K28.5 K28.5 DXX.X Bits 0−4 Bits 5−9 Figure 4.
PAGE 8
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 31 Bit Times Max Receive Path Latency INPUT DATA K28.5 DXX.X 30 Bit Times (Max) K28.5 DXX.X DXX.X DXX.X DXX.X K28.5 RBC0 RBC1 Worst Case Misaligned K28.5 RD(0−9) DXX.X DXX.X Misalignment Corrected Corrupt Data K28.5 DXX.X DXX.X K28.5 DXX.X DXX.X DXX.X K28.5 SYNC Figure 5.
PAGE 9
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 TESTABILITY The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable function allows for all circuitry to be disabled so that an Iddq test can be performed. The PRBS function also allows for a BIST( built-in self test). The terminal setting, TESTEN high, enables the test mode. The terminal TESTEN has an internal pulldown resistor, so it defaults to normal operation.
PAGE 10
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 ABSOLUTE MAXIMUM RATINGS (1) over operating free-air temperature range (unless otherwise noted) VALUE UNIT VDD Supply voltage (2) –0.3 to 3 V VI Input voltage range at TTL terminals –0.5 to 4 V Input voltage range at any other terminal Tstg Storage temperature °C 1 kV HDM Characterized free-air operating temperature range (2) V –65 to 150 CDM Electrostatic discharge (1) –0.3 to VDD +0.
PAGE 11
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) VDD, VDD(A) Supply voltage Frequency = 1.25 Gbps, PRBS pattern Frequency = 1.6 Gbps, Worst case pattern (1) Frequency = 1.25 Gbps, PRBS pattern Frequency = 1.6 Gbps, Worst case pattern (1) Vdda , Vdd = 2.
PAGE 12
TLK2201B TLK2201BI www.ti.
PAGE 13
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 1.4 V CLOCK tf tr 80% 50% 20% DATA 2V 0.8 V tf tr Figure 9. TTL Data I/O Valid Levels for AC Measurement LVTTL OUTPUT SWITCHING CHARACTERISTICS over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN 80% to 20% output voltage, C = 5 pF (see Figure 9) TYP MAX UNIT tr(RBC) Clock rise time 0.3 1.5 tf(RBC) Clock fall time 0.3 1.5 tr Data rise timer 0.3 1.
PAGE 14
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 APPLICATION INFORMATION 8B/10B TRANSMISSION CODE The PCS maps GMII signals into ten-bit code groups and vice versa, using an 8b/10b block coding scheme. The PCS uses the transmission code to improve the transmission characteristics of information to be transferred across the link.
PAGE 15
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 5 Ω at 100 MHz 2.5 V 2.5 V 18 VDD VDDA GND 0.
PAGE 16
TLK2201B TLK2201BI www.ti.com SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008 Other requirements for thermal lands and thermal vias are detailed in the TI application note PowerPAD Thermally Enhanced Package Application Report (SLMA002), available via the TI Web pages beginning at URL: http://www.ti.com. Figure 13. Example of a Thermal Land For the TLK2201B, this thermal land must be grounded to the low-impedance ground plane of the device.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLK2201BIRCPR HVQFP RCP 64 1000 330.0 24.4 13.0 13.0 1.5 16.0 24.0 Q2 TLK2201BRCPR HVQFP RCP 64 1000 330.0 24.4 13.0 13.0 1.5 16.0 24.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLK2201BIRCPR HVQFP RCP 64 1000 367.0 367.0 45.0 TLK2201BRCPR HVQFP RCP 64 1000 367.0 367.0 45.
PAGE 21
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.