Datasheet

TLV320ADC3101
SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009 ...................................................................................................................................... www.ti.com
Page 1 / Register 26: Dither Control
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 – D4 R/W 0000 DC Offset Into Input of Left ADC; Signed Magnitude Number In ± 15-mV Steps
1111: – 105 mV
...
1011: – 45 mV
1010: – 30 mV
1001: – 15 mV
0000: 0 mV
0001: 15 mV
0010: 30 mV
0011: 45 mV
...
0111: 105 mV
D3 – D0 R/W 0000 DC Offset Into Input of Right ADC; Signed Magnitude Number In ± 15-mV Steps
1111: – 105 mV
...
1011: – 45 mV
1010: – 30 mV
1001: – 15 mV
0000: 0 mV
0001: 15 mV
0010: 30 mV
0011: 45 mV
...
0111: 105 mV
Page 1 / Register 27 Through Page 1 / Register 50: Reserved
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D0 R XXXX XXXX Reserved. Do not write to these registers.
Page 1 / Register 51: MICBIAS Control
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R 0 Reserved. Do not write any value other than reset value.
D6 – R/W 00 00: MICBIAS1 is powered down.
D5 01: MICBIAS1 is powered to 2 V.
10: MICBIAS1 is powered to 2.5 V.
11: MICBIAS1 is connected to AVDD.
D4 – R/W 00 00: MICBIAS2 is powered down.
D3 01: MICBIAS2 is powered to 2 V.
10: MICBIAS2 is powered to 2.5 V.
11: MICBIAS2 is connected to AVDD.
D2 – D0 R 000 Reserved. Do not write any value other than reset value.
64 Submit Documentation Feedback Copyright © 2008 – 2009, Texas Instruments Incorporated
Product Folder Link(s) :TLV320ADC3101