Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) TSSOP 20

PW DW

www.ti.com

FEATURES

SPD

LDAC

PWR

AGND

OUT

REF

DW OR PW PACKAGE

(TOP VIEW)

APPLICATIONS

DESCRIPTION

TLV5633C

TLV5633I

SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006

2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG

CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

• 12-Bit Voltage Output DAC

• Programmable Internal Reference

• Programmable Settling Time vs Power

Consumption

– 1 µs in Fast Mode

– 3.5 µs in Slow Mode

• 8-Bit µController Compatible Interface

• Differential Nonlinearity . . . <0.5 LSB Typ

• Voltage Output Range . . . 2x the Reference

Voltage

• Monotonic Over Temperature

• Digital Servo Control Loops

• Digital Offset and Gain Adjustment

• Industrial Process Control

• Machine and Motion Control Devices

• Mass Storage Devices

The TLV5633 is a 12-bit voltage output digital- to-analog converter (DAC) with an 8-bit microcontroller

compatible parallel interface. The 8 LSBs, the 4 MSBs, and 5 control bits are written using three different

addresses. Developed for a wide range of supply voltages, the TLV5633 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A

(slow mode: AB) output stage to improve stability and reduce settling time. The programmable settling time of

the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable

precision voltage reference, the TLV5633 simplifies overall system design. Because of its ability to source up to

1 mA, the internal reference can also be used as a system reference. The settling time and the reference

voltage can be chosen by a control register.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is

available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS

PACKAGE

(1)

SOIC (DW) TSSOP (PW)

0°C to 70°C TLV5633CDW TLV5633CPW

-40°C to 85°C TLV5633IDW TLV5633IPW

(1) For the most current package and ordering information, see the Package Option Addendum at the end

of this document, or see the TI Web site at www.ti.com .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MCS is a registered trademark of Intel Corporation .

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (25 pages)

PAGE 1
PW www.ti.com TLV5633C TLV5633I DW SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN FEATURES • • • • • • • DW OR PW PACKAGE (TOP VIEW) 12-Bit Voltage Output DAC Programmable Internal Reference Programmable Settling Time vs Power Consumption – 1 µs in Fast Mode – 3.5 µs in Slow Mode 8-Bit µController Compatible Interface Differential Nonlinearity . . . <0.5 LSB Typ Voltage Output Range . . .
PAGE 2
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) UNIT Supply voltage (DVDD, AVDD to AGND) 7V Supply voltage difference range, AVDD - DVDD -2.8 V to 2.8 V Reference input voltage range -0.3 V to VDD + 0.3 V Digital input voltage range Operating free-air temperature range, TA -0.3 V to VDD + 0.
PAGE 4
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 ELECTRICAL CHARACTERISTICS over recommended operating free-air temperature range, Vref = 2.048 V, Vref = 1.
PAGE 5
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 ELECTRICAL CHARACTERISTICS (continued) over recommended operating free-air temperature range, Vref = 2.048 V, Vref = 1.024 V (unless otherwise noted) REFERENCE PIN CONFIGURED AS OUTPUT (REF) PARAMETER Vref(OUTL) Low reference voltage Vref(OUTH) High reference voltage Iref(source) Output source current Iref(sink) Output sink current PSRR Power supply rejection ratio TEST CONDITIONS AVDD = DVDD > 4.
PAGE 6
TLV5633C TLV5633I www.ti.
PAGE 7
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 PARAMETER MEASUREMENT INFORMATION (continued) D(0−7) X LSW X MSW X Control X A(0−1) X 0 X 1 X 3 X CS WE LDAC Figure 3.
PAGE 8
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 TYPICAL CHARACTERISTICS DNL - Differential Nonlinearity - LSB DIFFERENTIAL NONLINEARY ERROR 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 0 512 1024 1536 2048 2560 3072 3584 4096 3072 3584 4096 Digital Code Figure 4. INTEGRAL NONLINEARTIY ERROR INL - Intergral Nonlinearity - LSB 3 2 1 0 -1 -2 -3 0 512 1024 1536 2048 2560 Digital Code Figure 5.
PAGE 9
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 TYPICAL CHARACTERISTICS (continued) MINIMUM OUTPUT VOLTAGE vs LOAD CURRENT MINIMUM OUTPUT VOLTAGE vs LOAD CURRENT 0.25 0.25 Fast Mode, Sink Fast Mode, Sink VO - Output Voltage - V 0.2 0.15 0.1 Slow Mode, Sink 0.05 0 0 0.5 1 1.5 2 2.5 3 Load Current - mA 3.5 4 THD - Total Harmonic Distortion - dB Slow Mode, Sink 0 AVDD = 3 V, Vref = Int. 1 V, Input Code = 0x000 0 0.5 1 1.5 2 2.5 3 Load Current - mA 3.
PAGE 10
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 TYPICAL CHARACTERISTICS (continued) POWER DOWN SUPPLY CURRENT vs TIME 1 0.9 I DD - Supply Current - mA 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 0 10 20 30 40 50 60 t - Time - µs Figure 12.
PAGE 11
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 APPLICATION INFORMATION GENERAL FUNCTION The TLV5633 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.
PAGE 12
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 DATA FORMAT The TLV5633 writes data either to one of the DAC holding latches or to the control register depending on the address bits A1 and A0. ADDRESS BITS A1 A0 REGISTER 0 0 DAC LSW holding 0 1 DAC MSW holding 1 0 Reserved 1 1 Control The following table lists the meaning of the bits within the control register.
PAGE 13
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 DVDD AVDD Figure 13. TLV5633 Board Layout LINEARITY, OFFSET, AND AGAIN ERROR USING SINGLE END SUPPLIES When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code, depending on the magnitude of the offset voltage.
PAGE 14
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 TLV5633 INTERFACED to an Intel MCS®51 Controller The circuit in Figure 15 shows how to interface the TLV5633 to an Intel MCS®51 microcontroller. The address bus and the data bus of the controller are multiplexed on port 0 (non page mode) to save port pins. To separate the address bits and the data bits, the controller provides a dedicated signal, address latch enable (ALE), which is connected to a latch at port 0.
PAGE 15
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 SOFTWARE In the following example, the code generates a waveform at 20 KSPS with 32 samples stored in a table within the program memory space of the microcontroller. The waveform data is located in the program memory space at segment SINTBL beginning with the MSW of the first 16-bit word (the 4 MSBs are ignored), followed by the LSW. Two bytes are required for each DAC word (the table is not shown in the code example).
PAGE 16
TLV5633C TLV5633I www.ti.
PAGE 17
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY Integral Nonlinearity (INL) The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
PAGE 18
TLV5633C TLV5633I www.ti.com SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006 Revision history 18 Revision Date Description A 01/2001 Minor typographical changes. B 08/2003 Changed the High-level and Low-level digital input voltage in the Recommended Operating Conditins table. C 09/2006 Changed the positions of LSW and MSW in Figure 2 and Figure 3.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.com 21-Mar-2013 (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Only one of markings shown within the brackets will appear on the physical device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.