Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsTMP100MDBVREP

TMP100−EP

DIGITAL TEMPERATURE SENSOR

WITH I

C INTERFACE

SGLS254B − JULY 2005 − REVISED OCTOBER 2013

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Controlled Baseline

− One Assembly/Test Site, One Fabrication

Site

D Enhanced Diminishing Manufacturing

Sources (DMS) Support

D Enhanced Product-Change Notification

D Qualification Pedigree

†

D Digital Output: I

C Serial 2-Wire

D Resolution: 9- to 12-Bits, User Selectable

D Accuracy: +25C from −255C to +855C (MAX),

+35C from −555C to +1255C (MAX)

†

Component qualification in accordance with JEDEC and industry

standards to ensure reliable operation over an extended

temperature range. This includes, but is not limited to, Highly

Accelerated Stress Test (HAST) or biased 85/85, temperature

cycle, autoclave or unbiased HAST, electromigration, bond

intermetallic life, and mold compound life. Such qualification

testing should not be viewed as justifying use of this component

beyond specified performance and environmental limits.

D Low Quiescent Current: 45 mA, 0.1-mA

Standby

D Wide Supply Range: 2.7 V to 5.5 V

D Small SOT23-6 Package

applications

D Power-Supply Temperature Monitoring

D Computer Peripheral Thermal Protection

D Notebook Computers

D Battery Management

D Thermostat Controls

D Environmental Monitoring

D Electromechanical Device Temperature

description/ordering information

The TMP100 and TMP101 are 2-wire, serial

output temperature sensors available in

SOT23−6 packages. Requiring no external

components, the TMP100 and TMP101 are

capable of reading temperatures with a resolution

of 0.0625°C.

The TMP100 and TMP101 feature SMBus and I

C™ interface compatibility, with the TMP100 allowing up to

eight devices on one bus.

The TMP100 and TMP101 are ideal for extended temperature measurement in a variety of communication,

computer, consumer, environmental, industrial, and instrumentation applications.

The TMP100M and TMP101M are specified for operation over a temperature range of −55°C to +125°C.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

−55°C to 125°C SOT23-6 (DBV) Reel of 3000 TMP100MDBVREP 100E

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

‡

Product Preview

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with

appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range

from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage

because very small parametric changes could cause the device not to meet its published specifications. These devices have limited

built-in ESD protection.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCL

GND

ADD1

SDA

ADD0

V+

DBV PACKAGE

(TOP VIEW)

TMP100

C is a registered trademark of Philips Incorporated.

Summary of content (24 pages)

PAGE 1
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 D Controlled Baseline D Low Quiescent Current: 45 mA, 0.1-mA D D Wide Supply Range: 2.7 V to 5.
PAGE 2
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 functional block diagram Temperature SCL 1 2 GND Diode Temp. Sensor ΔΣ A/D Converter 3 ADD1 Control Logic 6 Serial Interface 5 Config. and Temp. Register OSC SDA ADD0 4 V+ TMP100 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 3
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 digital input/output PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIH High-level input voltage 0.7(V+) (V+) + 0.5 V VIL Low-level input voltage −0.5 0.3(V+) V IIN Input current 1 μA VOL Low level output voltage Low-level Resolution Conversion time Conversion rate VIN = 0 V to 6 V IOL = 3 mA SDA 0 0.15 0.4 IOL = 4 mA ALERT 0 0.15 0.
PAGE 4
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION The TMP100 and TMP101 are digital temperature sensors optimal for thermal management and thermal protection applications. The TMP100 and TMP101 are I2C and SMBus interface compatible and are specified over a temperature range of −55°C to +125°C. The TMP100 and TMP101 require no external components for operation except for pullup resistors on SCL, SDA, and ALERT although a 0.
PAGE 5
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 Pointer Register Temperature Register SCL Configuration Register I/O Control Interface TLOW Register SDA THIGH Register Figure 2. Internal Register Structure of TMP100 and TMP101 P7 P6 P5 P4 P3 P2 0 0 0 0 0 0 P1 P0 Register Bits Table 1.
PAGE 6
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION temperature register The temperature register of the TMP100 or TMP101 is a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data and are described in Table 3 and Table 4. The first 12 bits are used to indicate temperature with all remaining bits equal to zero. Data format for temperature is summarized in Table 5.
PAGE 7
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION configuration register The configuration register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format of the configuration register for the TMP100 and TMP101 is shown in Table 6, followed by a breakdown of the register bits.
PAGE 8
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION fault queue (F1/F0) A fault condition occurs when the measured temperature exceeds the limits set in the THIGH and TLOW registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the fault queue.
PAGE 9
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION high and low limit registers In comparator mode (TM = 0), the ALERT pin of the TMP101 becomes active when the temperature equals or exceeds the value in THIGH and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated TLOW value for the same number of faults.
PAGE 10
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION serial interface The TMP100 and TMP101 operate only as slave devices on the I2C bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The TMP100 and TMP101 support the transmission protocol for fast (up to 400 kHz) and high-speed (up to 3.4 MHz) modes. All data bytes are transmitted most significant bit first.
PAGE 11
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION bus overview The device that initiates the transfer is called a master and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.
PAGE 12
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION SMBus alert function The TMP101 supports the SMBus Alert function. When the TMP101 is operating in Interrupt Mode (TM = 1), the ALERT pin of the TMP101 may be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus.
PAGE 13
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge clock pulse. Setup and hold times must be taken into account.
PAGE 14
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION 1 9 1 9 SCL ... 1 SDA 0 0 1 A2 A1 A0 0 R/W Start By Master 0 0 0 0 0 P1 ACK By TMP100 or TMP101 ...
PAGE 15
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 APPLICATION INFORMATION 1 9 1 9 SCL SDA 1 0 0 1 A2 A1 R/W A0 Start By Master 0 0 0 0 0 0 P1 ACK By TMP100 or TMP101 P0 ACK By TMP100 or TMP101 Frame 1 I2C Slave Address Byte Frame 2 Pointer Register Byte 1 9 1 9 SCL (Continued) SDA (Continued) 1 0 0 1 A2 A1 A0 Start By Master D7 R/W D6 D5 D4 D3 ACK By TMP100 or TMP101 D1 D0 From TMP100 or TMP101 Frame 3 I2C
PAGE 16
TMP100−EP DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE SGLS254B − JULY 2005 − REVISED OCTOBER 2013 TYPICAL CHARACTERISTICS, at TA = 255C, V+ = 5 V, UNLESS OTHERWISE NOTED QUIESCENT CURRENT vs TEMPERATURE SHUTDOWN CURRENT vs TEMPERATURE 70 1.0 0.9 ISD − Shutdown Current − μA IQ − Quiescent Current − μA Serial Bus Inactive 60 V+ = 5 V 50 40 V+ = 2.7 V 30 −60 −40 −20 0 20 40 60 80 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 −0.
PAGE 17
Revision History DATE REV PAGE SECTION 10−04−13 B 10 serial bus address 09−30−13 B Document Multiple sections throughout document DESCRIPTION deleted Table 12 and first 2 sentences in paragraph above the table Changed to Rev B October 2013. Corrected only what was marked in red. NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.com 31-May-2014 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 9-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TMP100MDBVREP Package Package Pins Type Drawing SPQ SOT-23 3000 DBV 6 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 180.0 8.4 Pack Materials-Page 1 3.2 B0 (mm) K0 (mm) P1 (mm) 3.1 1.39 4.0 W Pin1 (mm) Quadrant 8.
PAGE 21
PACKAGE MATERIALS INFORMATION www.ti.com 9-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TMP100MDBVREP SOT-23 DBV 6 3000 210.0 185.0 35.
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.