Digital Signal Processor Product Preview

www.ti.com
PRODUCT PREVIEW
TMS320C6454
Fixed-Point Digital Signal Processor
SPRS311A – APRIL 2006 – REVISED DECEMBER 2006
Table 2-2. C6454 Memory Map Summary (continued)
MEMORY BLOCK DESCRIPTION BLOCK SIZE (BYTES) HEX ADDRESS RANGE
Reserved 256M 2000 0000 - 2FFF FFFF
McBSP 0 Data 256 3000 0000 - 3000 00FF
Reserved 64M - 256 3000 0100 - 33FF FFFF
McBSP 1 Data 256 3400 0000 - 3400 00FF
Reserved 64M - 256 3400 0100 - 37FF FFFF
Reserved 2K 3C00 0000 - 3C00 07FF
Reserved 16M - 2K 3C00 0800 - 3CFF FFFF
Reserved 48M 3D00 0000 - 3FFF FFFF
PCI External Memory Space 256M 4000 0000 - 4FFF FFFF
Reserved 256M 5000 0000 - 5FFF FFFF
Reserved 256M 6000 0000 - 6FFF FFFF
EMIFA (EMIF64) Configuration Registers 128M 7000 0000 - 77FF FFFF
DDR2 Memory Controller Configuration Registers 128M 7800 0000 - 7FFF FFFF
Reserved 256M 8000 0000 - 8FFF FFFF
Reserved 256M 9000 0000 - 9FFF FFFF
EMIFA CE2 - SBSRAM/Async
(1)
8M A000 0000 - A07F FFFF
Reserved 256M - 8M A080 0000 - AFFF FFFF
EMIFA CE3 - SBSRAM/Async
(1)
8M B000 0000 - B07F FFFF
Reserved 256M - 8M B080 0000 - BFFF FFFF
EMIFA CE4 - SBSRAM/Async
(1)
8M C000 0000 - C07F FFFF
Reserved 256M - 8M C080 0000 - CFFF FFFF
EMIFA CE5 - SBSRAM/Async
(1)
8M D000 0000 - D07F FFFF
Reserved 256M - 8M D080 0000 - DFFF FFFF
DDR2 Memory Controller CE0 - DDR2 SDRAM 256M E000 0000 - EFFF FFFF
Reserved 256M F000 0000 - FFFF FFFF
(1) The EMIFA CE0 and CE1 are not functionally supported on the C6454 device, and therefore, are not pinned out.
Submit Documentation Feedback Device Overview 11