Digital Signal Processor Product Preview

ManualsBrandsTexas Instruments ManualsComputer HardwareTMS320C6454

191

192

193

194

195

196

197

198

199

200

www.ti.com

PRODUCT PREVIEW

TMS320C6454

Fixed-Point Digital Signal Processor

SPRS311A – APRIL 2006 – REVISED DECEMBER 2006

Table 7-72. EMAC Statistics Registers (continued)

HEX ADDRESS RANGE ACRONYM REGISTER NAME

02C8 0228 RXFILTERED Filtered Receive Frames Register

02C8 022C RXQOSFILTERED Received QOS Filtered Frames Register

Receive Octet Frames Register

02C8 0230 RXOCTETS

(Total number of received bytes in good frames)

Good Transmit Frames Register

02C8 0234 TXGOODFRAMES

(Total number of good frames transmitted)

02C8 0238 TXBCASTFRAMES Broadcast Transmit Frames Register

02C8 023C TXMCASTFRAMES Multicast Transmit Frames Register

02C8 0240 TXPAUSEFRAMES Pause Transmit Frames Register

02C8 0244 TXDEFERRED Deferred Transmit Frames Register

02C8 0248 TXCOLLISION Transmit Collision Frames Register

02C8 024C TXSINGLECOLL Transmit Single Collision Frames Register

02C8 0250 TXMULTICOLL Transmit Multiple Collision Frames Register

02C8 0254 TXEXCESSIVECOLL Transmit Excessive Collision Frames Register

02C8 0258 TXLATECOLL Transmit Late Collision Frames Register

02C8 025C TXUNDERRUN Transmit Underrun Error Register

02C8 0260 TXCARRIERSENSE Transmit Carrier Sense Errors Register

02C8 0264 TXOCTETS Transmit Octet Frames Register

02C8 0268 FRAME64 Transmit and Receive 64 Octet Frames Register

02C8 026C FRAME65T127 Transmit and Receive 65 to 127 Octet Frames Register

02C8 0270 FRAME128T255 Transmit and Receive 128 to 255 Octet Frames Register

02C8 0274 FRAME256T511 Transmit and Receive 256 to 511 Octet Frames Register

02C8 0278 FRAME512T1023 Transmit and Receive 512 to 1023 Octet Frames Register

02C8 027C FRAME1024TUP Transmit and Receive 1024 to 1518 Octet Frames Register

02C8 0280 NETOCTETS Network Octet Frames Register

02C8 0284 RXSOFOVERRUNS Receive FIFO or DMA Start of Frame Overruns Register

02C8 0288 RXMOFOVERRUNS Receive FIFO or DMA Middle of Frame Overruns Register

Receive DMA Start of Frame and Middle of Frame Overruns

02C8 028C RXDMAOVERRUNS

02C8 0290 - 02C8 02FC - Reserved

Table 7-73. EMAC Control Module Registers

HEX ADDRESS RANGE ACRONYM REGISTER NAME

02C8 1000 - Reserved

02C8 1004 EWCTL EMAC Control Module Interrupt Control Register

02C8 1008 EWINTTCNT EMAC Control Module Interrupt Timer Count Register

02C8 100C - 02C8 17FF - Reserved

Table 7-74. EMAC Descriptor Memory

HEX ADDRESS RANGE ACRONYM DESCRIPTION

02C8 2000 - 02C8 3FFF - EMAC Descriptor Memory

C64x+ Peripheral Information and Electrical Specifications194 Submit Documentation Feedback