Digital Signal Processor Product Preview

www.ti.com
PRODUCT PREVIEW
RGTXCTL, RGRXCTL
MRXER/RMRXER,
MRXDV,
MCRS/RMCRSDV,
MCOL,
MTXEN/RMTXEN
Ethernet MAC (EMAC) and MDIO
MDIO
MDCLK
MDIO
Clock
Clocks
Error Detect
and Control
Input/Output
Receive
RGMDIO
RGMDCLK
RGTXD[3:0]
A. RGMII signals are mutually exclusive to all other EMAC signals.
RGTXC,
RGRXC,
RGREFCLK
MTXD[7:2],
MTXD[1:0]/RMTXD[1:0]
Transmit
RGMII
(A)
GMII
RMII
MII
RGRXD[3:0]
MRXD[7:2],
MRXD[1:0]/RMRXD[1:0]
RGMII
(A)
GMII
RMII
MII
RGMII
(A)
GMII
RMII
MII
RGMII
(A)
GMII
RMII
MII
RGMII
(A)
GMII
RMII
MII
GMII
RMII
MII
RGMII
(A)
MTCLK/RMREFCLK,
MRCLK,
GMTCLK
Ethernet MAC
(EMAC)
TMS320C6454
Fixed-Point Digital Signal Processor
SPRS311A – APRIL 2006 – REVISED DECEMBER 2006
Figure 2-10. EMAC/MDIO [MII/RMII/GMII/RGMII] Peripheral Signals
Device Overview22 Submit Documentation Feedback