Incor User's Guide Ethernet Media Access Controller TMS320C645x DSP

www.ti.com
5.15 Receive Interrupt Mask Set Register (RXINTMASKSET)
EMAC Port Registers
The receive interrupt mask set register (RXINTMASKSET) is shown in Figure 43 and described in
Table 43 .
Figure 43. Receive Interrupt Mask Set Register (RXINTMASKSET)
31 16
Reserved
R-0
15 8 7 6 5 4 3 2 1 0
Reserved RX7 RX6 RX5 RX4 RX3 RX2 RX1 RX0
MASK MASK MASK MASK MASK MASK MASK MASK
R-0 R/WS-0 R/WS-0 R/WS-0 R/WS-0 R/WS-0 R/WS-0 R/WS-0 R/WS-0
LEGEND: R/W = Read/Write; R = Read only; - n = value after reset
Table 43. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions
Bit Field Value Description
31-8 Reserved 0 Reserved
7 RX7MASK Receive channel 7 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
6 RX6MASK Receive channel 6 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
5 RX5MASK Receive channel 5 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
4 RX4MASK Receive channel 4 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
3 RX3MASK Receive channel 3 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
2 RX2MASK Receive channel 2 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
1 RX1MASK Receive channel 1 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
0 RX0MASK Receive channel 0 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)98 SPRU975B – August 2006
Submit Documentation Feedback