Floating Point Digital Signal Processor Specification Sheet


   
SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005
77
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
SYNCHRONOUS DRAM TIMING (CONTINUED)
ECLKOUT
CE[3:0]
BE[1:0]
EA[11:2]
ED[15:0]
AOE/SDRAS/SSOE
†
ARE
/SDCAS/SSADS
†
AWE
/SDWE/SSWE
†
EA12
EA[21:13]
BE1 BE2 BE3 BE4
Bank
Column
D1 D2 D3 D4
11
8
9
5
5
5
4
2
11
8
9
4
4
2
1
10
3
4
WRITE
†
ARE
/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM
accesses.
Figure 31. SDRAM Write Command