Stereo System User Manual

www.ti.com
4.17.1 Clock Electrical Data/Timing
TMS320C6727, TMS320C6726, TMS320C6722
Floating-Point Digital Signal Processors
SPRS268E – MAY 2005 – REVISED JANUARY 2007
Table 4-39 assumes testing over recommended operating conditions.
Table 4-39. CLKIN Timing Requirements
NO. MIN MAX UNIT
1 f
osc
Oscillator frequency range (OSCIN/OSCOUT) 12 25 MHz
2 t
c(CLKIN)
Cycle time, external clock driven on CLKIN 20 ns
3 t
w(CLKINH)
Pulse width, CLKIN high 0.4t
c(CLKIN)
ns
4 t
w(CLKINL)
Pulse width, CLKIN low 0.4t
c(CLKIN)
ns
5 t
t(CLKIN)
Transition time, CLKIN 5 ns
6 f
PLL
Frequency range of PLL input 12 50 MHz
Submit Documentation Feedback Peripheral and Electrical Specifications 101