Stereo System User Manual

www.ti.com

4.11.2 EMIF Peripheral Registers Description(s)

TMS320C6727, TMS320C6726, TMS320C6722

Floating-Point Digital Signal Processors

SPRS268E – MAY 2005 – REVISED JANUARY 2007

Table 4-4 is a list of the EMIF registers. For more information about these registers, see the

TMS320C672x DSP External Memory Interface (EMIF) User's Guide (literature number SPRU711).

Table 4-4. EMIF Registers

BYTE ADDRESS REGISTER NAME DESCRIPTION

0xF000 0004 AWCCR Asynchronous Wait Cycle Configuration Register

0xF000 0008 SDCR SDRAM Configuration Register

0xF000 000C SDRCR SDRAM Refresh Control Register

0xF000 0010 A1CR Asynchronous 1 Configuration Register

0xF000 0020 SDTIMR SDRAM Timing Register

0xF000 003C SDSRETR SDRAM Self Refresh Exit Timing Register

0xF000 0040 EIRR EMIF Interrupt Raw Register

0xF000 0044 EIMR EMIF Interrupt Mask Register

0xF000 0048 EIMSR EMIF Interrupt Mask Set Register

0xF000 004C EIMCR EMIF Interrupt Mask Clear Register

0xF000 0060 NANDFCR NAND Flash Control Register

0xF000 0064 NANDFSR NAND Flash Status Register

0xF000 0070 NANDF1ECC NAND Flash 1 ECC Register

Peripheral and Electrical Specifications48 Submit Documentation Feedback