Digital Media System-on-Chip (DMSoC) Product Preview

www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A SEPTEMBER 2007 REVISED SEPTEMBER 2007
Digital Media System-on-Chip (DMSoC). The primary audio modes that are supported by the
ASP are the AC97 and IIS modes. In addition to the primary audio modes, the ASP supports
general serial port receive and transmit operation, but is not intended to be used as a
high-speed interface.
SPRUED4 TMS320DM35x DMSoC Serial Peripheral Interface (SPI) Reference Guide This document
describes the serial peripheral interface (SPI) in the TMS320DM35x Digital Media
System-on-Chip (DMSoC). The SPI is a high-speed synchronous serial input/output port that
allows a serial bit stream of programmed length (1 to 16 bits) to be shifted into and out of the
device at a programmed bit-transfer rate. The SPI is normally used for communication
between the DMSoC and external peripherals. Typical applications include an interface to
external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI
EPROMs and analog-to-digital converters.
SPRUED9 TMS320DM35x DMSoC Universal Asynchronous Receiver/Transmitter (UART)
Reference Guide This document describes the universal asynchronous receiver/transmitter
(UART) peripheral in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The
UART peripheral performs serial-to-parallel conversion on data received from a peripheral
device, and parallel-to-serial conversion on data received from the CPU.
SPRUEE0 TMS320DM35x DMSoC Inter-Integrated Circuit (I2C) Peripheral Reference Guide This
document describes the inter-integrated circuit (I2C) peripheral in the TMS320DM35x Digital
Media System-on-Chip (DMSoC). The I2C peripheral provides an interface between the
DMSoC and other devices compliant with the I2C-bus specification and connected by way of
an I2C-bus. External components attached to this 2-wire serial bus can transmit and receive
up to 8-bit wide data to and from the DMSoC through the I2C peripheral. This document
assumes the reader is familiar with the I2C-bus specification.
SPRUEE2 TMS320DM35x DMSoC Multimedia Card (MMC)/Secure Digital (SD) Card Controller
Reference Guide This document describes the multimedia card (MMC)/secure digital (SD)
card controller in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The MMC/SD
card is used in a number of applications to provide removable data storage. The MMC/SD
controller provides an interface to external MMC and SD cards. The communication between
the MMC/SD controller and MMC/SD card(s) is performed by the MMC/SD protocol.
SPRUEE4 TMS320DM35x DMSoC Enhanced Direct Memory Access (EDMA) Controller Reference
Guide This document describes the operation of the enhanced direct memory access
(EDMA3) controller in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The
EDMA controller's primary purpose is to service user-programmed data transfers between
two memory-mapped slave endpoints on the DMSoC.
SPRUEE5 TMS320DM35x DMSoC 64-bit Timer Reference Guide This document describes the
operation of the software-programmable 64-bit timers in the TMS320DM35x Digital Media
System-on-Chip (DMSoC). Timer 0, Timer 1, and Timer 3 are used as general-purpose (GP)
timers and can be programmed in 64-bit mode, dual 32-bit unchained mode, or dual 32-bit
chained mode; Timer 2 is used only as a watchdog timer. The GP timer modes can be used
to generate periodic interrupts or enhanced direct memory access (EDMA) synchronization
events and Real Time Output (RTO) events (Timer 3 only). The watchdog timer mode is
used to provide a recovery mechanism for the device in the event of a fault condition, such
as a non-exiting code loop.
SPRUEE6 TMS320DM35x DMSoC General-Purpose Input/Output (GPIO) Reference Guide This
document describes the general-purpose input/output (GPIO) peripheral in the
TMS320DM35x Digital Media System-on-Chip (DMSoC). The GPIO peripheral provides
dedicated general-purpose pins that can be configured as either inputs or outputs. When
configured as an input, you can detect the state of the input by reading the state of an
internal register. When configured as an output, you can write to an internal register to
control the state driven on the output pin.
Submit Documentation Feedback Device Overview 57