Digital Media System-on-Chip (DMSoC) Product Preview

www.ti.com
PRODUCT PREVIEW
3.5.2 Supported Clocking Configurations for DM355-216
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A SEPTEMBER 2007 REVISED SEPTEMBER 2007
This section describes the only supported device clocking configurations for DM355-216. The DM355
supports either 24 MHz (typical) or 36 MHz reference clock (crystal or external oscillator input).
Configurations are shown for both cases.
3.5.2.1 Supported Clocking Configurations for DM355-216 (24 MHz reference)
3.5.2.1.1 DM355-216 PLL1 (24 MHz reference)
All supported clocking configurations for DM355-216 PLL1 with 24 MHz reference clock are shown in
Table 3-2
Table 3-2. PLL1 Supported Clocking Configurations for DM355-216 (24 MHz reference)
PREDI PLLM POSTDIV PLL1 ARM / Peripherals Venc VPSS
V VCO MPEG and
JPEG
Co-Processor
(/8 (m (/2 or /1 (MHz) PLLDIV SYSC PLLDIV SYSCLK2 PLLDIV3 SYSCL PLLDIV4 SYSCLK
fixed) programmable programma 1 LK1 2 (MHz) (/n K3 (/4 or /2 4
) ble) (/2 (MHz) (/4 programma (MHz) programmable (MHz)
fixed) fixed) ble) )
bypass bypass bypass bypas 2 12 4 6 10 2.4 4 6
s
8 144 1 432 2 216 4 108 16 27 4 108
8 135 1 405 2 202.5 4 101.25 15 27 4 101.25
8 126 1 378 2 189 4 94.5 14 27 4 94.5
8 117 1 351 2 175.5 4 87.75 13 27 4 87.75
8 108 1 324 2 162 4 81 12 27 4 81
8 99 1 297 2 148.5 4 74.25 11 27 4 74.25
8 180 2 270 2 135 4 67.5 10 27 2 135
8 162 2 243 2 121.5 4 60.75 9 27 2 121.5
8 144 2 216 2 108 4 54 8 27 2 108
8 126 2 189 2 94.5 4 47.25 7 27 2 94.5
8 108 2 162 2 81 4 40.5 6 27 2 81
3.5.2.1.2 DM355-216 PLL2 (24 MHz reference)
All supported clocking configurations for DM355-216 PLL2 with 24 MHz reference clock are shown in
Table 3-3
Table 3-3. PLL2 Supported Clocking Configurations for DM355-216 (24 MHz reference)
PREDIV PLLM POSTDIV PLL2 VCO DDR PHY DDR Clock
(/n programmable) (m (/1 fixed) (MHz) PLLDIV1 SYSCLK1 DDR_CLK
programmable) (/1 fixed) (MHz) (MHz)
bypass bypass bypass bypass 1 24 12
8 114 1 342 1 342 171
8 108 1 324 1 324 162
8 102 1 306 1 306 153
8 96 1 288 1 288 144
12 133 1 266 1 266 133
12 100 1 200 1 200 100
15 100 1 160 1 160 80
Submit Documentation Feedback Detailed Device Description 67