Digital Media System-on-Chip (DMSoC) Product Preview

www.ti.com
PRODUCT PREVIEW
4.2 Recommended Operating Conditions
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
MIN NOM MAX UNIT
CV
DD
Supply voltage, Core 1.235 1.3 1.365 V
V
DDA_PLL1
Supply voltage, PLL1 1.235 1.3 1.365 V
V
DDA_PLL2
Supply voltage, PLL2 1.235 1.3 1.365 V
V
DDD13_USB
Supply voltage, USB Digital 1.235 1.3 1.365 V
V
DDA13_USB
Supply voltage, USB Analog 1.235 1.3 1.365 V
V
DDA33_USB
Supply voltage, USB Analog 3.135 3.3 3.465 V
Supply Voltage V
DDA33_USB_PLL
Supply voltage, USB Common PLL 3.135 3.3 3.465 V
V
DD_DDR
Supply voltage, DDR2 / MDDR 1.71 1.8 1.89 V
V
DDA33_DDRDLL
Supply voltage, DDR DLL Analog 3.135 3.3 3.465 V
V
DD_VIN
Supply voltage, Digital video In 3.135 3.3 3.465 V
V
DD_VOUT
Supply voltage, Digital Video Out 3.135 3.3 3.465 V
V
DDA18_DAC
Supply voltage, DAC Analog 1.71 1.8 1.89 V
V
DD
Supply voltage, I/Os 3.135 3.3 3.465 V
V
SS
Supply ground, Core, USB Digital 0 0 0 V
V
SSA_PLL1
Supply ground, PLL1 0 0 0 V
V
SSA_PLL2
Supply ground, PLL2 0 0 0 V
V
SS_USB
Supply ground, USB 0 0 0 V
Supply Ground
V
SSA_DLL
Supply ground, DLL 0 0 0 V
V
SSA_DAC
Supply ground, DAC Analog 0 0 0 V
V
SS_MX1
MXI1 osc ground
(1)
0 0 0 V
V
SS_MX2
MXI2 osc ground
(1)
0 0 0 V
Voltage Input High V
IH
High-level input voltage
(2)
2 V
Voltage Input Low V
IL
Low-level input voltage
(2)
0.8 V
V
REF
DAC reference voltage 450 mV
R
BIAS
DAC full-scale current adjust resistor 2550 Ω
DAC
(3)
R
LOAD
Output resistor 499 Ω
C
BG
Bypass capacitor 0.1 μ F
Output resistor (ROUT), between TVOUT and
R
OUT
1070
VFB pins
Ω
R
FB
Feedback resistor, between VFB and IOUT pins. 1000
Video Buffer
(3)
R
BIAS
DAC full-scale current adjust resistor 2550 Ω
C
BG
Bypass capacitor 0.1 μ A
USB_VBUS USB external charge pump input 4.85 5 5.25 V
USB
R1 USB reference resistor
(4)
9.9 10 10.1 k Ω
Temperature T
c
Operating case temperature rage 0 85 ° C
(1) Oscillator ground must be kept separate from other grounds and connected directly to the crystal load capacitor ground (see
Section 5.5.1 ).
(2) These I/O specifications apply to regular 3.3 V I/Os and do not apply to DDR2/mDDR, USB I/Os. DDR2/mDDR I/Os are 1.8 V I/Os and
adhere to JESD79-2A standard, USB I/Os adhere to USB2.0 spec.
(3) See Section 5.9.2.4 . Also, resistors should be E-96 spec line (3 digits with 1% accuracy).
(4) Connect USB_R1 to V
SS_USB_REF
via 10K ohm, 1% resistor placed as close to the device as possible. .
Device Operating Conditions92 Submit Documentation Feedback