Network Card User Manual

www.ti.com Ethernet Media Access Controller (EMAC) Registers
5.15 Receive Interrupt Mask Set Register (RXINTMASKSET)
The receive interrupt mask set register (RXINTMASKSET) is shown in Figure 54 and described in
Table 52.
Figure 54. Receive Interrupt Mask Set Register (RXINTMASKSET)
31 16
Reserved
R-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
RX7MASK RX6MASK RX5MASK RX4MASK RX3MASK RX2MASK RX1MASK RX0MASK
R/W1S-0 R/W1S-0 R/W1S-0 R/W1S-0 R/W1S-0 R/W1S-0 R/W1S-0 R/W1S-0
LEGEND: R = Read only; R/W = Read/Write; W1S = Write 1 to set, write of 0 has no effect; -n = value after reset
Table 52. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions
Bit Field Value Description
31-8 Reserved 0 Reserved
7 RX7MASK 0-1 Receive channel 7 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
6 RX6MASK 0-1 Receive channel 6 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
5 RX5MASK 0-1 Receive channel 5 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
4 RX4MASK 0-1 Receive channel 4 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
3 RX3MASK 0-1 Receive channel 3 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
2 RX2MASK 0-1 Receive channel 2 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
1 RX1MASK 0-1 Receive channel 1 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
0 RX0MASK 0-1 Receive channel 0 mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
97
SPRUFI5B–March 2009–Revised December 2010 Ethernet Media Access Controller (EMAC)/Management Data Input/Output
(MDIO)
Submit Documentation Feedback
© 2009–2010, Texas Instruments Incorporated