Video Port/VCXO Interpolated Control (VIC) Port User's Guide

www.ti.com
4.12.3 Video Display Frame Size Register (VDFRMSZ)
4.12.4 Video Display Horizontal Blanking Register (VDHBLNK)
Video Display Registers
The video display frame size register (VDFRMSZ) sets the display channel frame size by setting the
ending values for the frame line counter (FLCOUNT) and the frame pixel counter (FPCOUNT).
The FPCOUNT starts at 0 and counts to FRMWIDTH - 1 before restarting. The FLCOUNT starts at 1 and
counts to FRMHEIGHT before restarting.
The video display frame size register (VDFRMSZ) is shown in Figure 4-33 and described in Table 4-8 .
Figure 4-33. Video Display Frame Size Register (VDFRMSZ)
31 28 27 16
Reserved FRMHEIGHT
R-0 R/W-0
15 12 11 0
Reserved FRMWIDTH
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; - n = value after reset
Table 4-8. Video Display Frame Size Register (VDFRMSZ) Field Descriptions
Bit field
(1)
symval
(1)
Value Description
31-28 Reserved - 0 Reserved. The reserved bit location is always read as 0. A value written to this field
has no effect.
27-16 FRMHEIGHT OF( value) 0-FFFh Defines the total number of lines per frame. The number is the ending value of the
frame line counter (FLCOUNT).
For BT.656 operation, the FRMHIGHT is set to 525 (525/60 operation) or 625
(625/50 operation).
DEFAULT 0
15-12 Reserved - 0 Reserved. The reserved bit location is always read as 0. A value written to this field
has no effect.
11-0 FRMWIDTH OF( value) 0-FFFh Defines the total number of pixels per line including blanking. The number is the
frame pixel counter (FPCOUNT) ending value + 1.
For BT.656 operation, the FRMWIDTH is typically 858 or 864.
DEFAULT 0
(1)
For CSL implementation, use the notation VP_VDFRMSZ_ field_ symval
The video display horizontal blanking register (VDHBLNK) controls the display horizontal blanking.
Every time the frame pixel counter (FPCOUNT) is equal to HBLNKSTART, HBLNK is asserted.
HBLNKSTART also determines where the EAV code is inserted in the BT.656 and Y/C output.
Every time FPCOUNT = HBLNKSTOP, the HBLNK signal is de-asserted (this is shown in Figure 4-5 ). In
BT.656 and Y/C modes, HBLNKSTOP determines the SAV code insertion point and HBLNK de-assertion
point. The HBLNK inactive edge may optionally be delayed by 4 pixel clocks using the HBDLA bit.
The video display horizontal blanking register (VDHBLNK) is shown in Figure 4-34 and described in
Table 4-9
SPRUEM1 – May 2007 Video Display Port 127
Submit Documentation Feedback